Design and Implementation of a Power and Speed Efficient Carry Select Adder on FPGA

被引：0

作者：

Chawla, Simarpreet Singh ^{[1
]}

Aggarwal, Swapnil ^{[1
]}

Goel, Nidhi ^{[1
]}

Bhatia, Mantek Singh ^{[2
]}

机构：

[1] Delhi Technol Univ, Dept Elect & Commun Engn, Delhi, India

[2] Amity Univ, Dept Comp Sci & Technol, Noida, India

来源：

PROCEEDINGS OF THE 10TH INDIACOM - 2016 3RD INTERNATIONAL CONFERENCE ON COMPUTING FOR SUSTAINABLE GLOBAL DEVELOPMENT | 2016年

关键词：

Carry Look Ahead Adder (CLAA); Carry Select Adder (CSA); Arithmetic and Logic Unit (ALU); Multiplexer (MUX);

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

Adders are one of the most common unit in digital systems. The speed, power and area occupied by an adder play a vital role in Digital Signal Processing system, Image Processing system, etc. Hence, they play an important role in deciding the time period of the clock, the place and route of various units comprising of the system and total power consumed by the system. In this paper, we propose a new architecture for a modified sequential high speed carry select adder. We have given emphasis on optimizing the time period of the clock and power consumed, by using the carry ahead generation technique of Carry Look Ahead Adder (CLAA) and multiplexing technique of Carry Select Adder (CSA). The proposed CSA was implemented on Virtex-7 and results were calculated using Vivado Design Suite 2014.4.

引用

页码：571 / 576

页数：6

共 50 条

[21] A Novel Implementation of High Speed Modified Brent Kung Carry Select Adder
Hepzibha, K. Golda
Subha, C. P.
PROCEEDINGS OF THE 10TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND CONTROL (ISCO'16), 2016,
[22] An Energy and Area Efficient Carry Select Adder with Dual Carry Adder Cell
You, Heng
Yuan, Jia
Tang, Weidi
Qiao, Shushan
ELECTRONICS, 2019, 8 (10)
[23] Synthesis of Carry Select Adder in 65 nm FPGA
Najeeb-ud-din, Romana Yousuf
2008 IEEE REGION 10 CONFERENCE: TENCON 2008, VOLS 1-4, 2008, : 516 - 521
[24] FPGA implementation of proficient Vedic multiplier architecture using hybrid carry select adder
Thamizharasan, V.
Kasthuri, N.
INTERNATIONAL JOURNAL OF ELECTRONICS, 2024, 111 (08) : 1253 - 1265
[25] Low-Power and Area-Efficient Carry Select Adder
Ramkumar, B.
Kittur, Harish M.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (02) : 371 - 375
[26] Area-Delay-Power Efficient Carry-Select Adder
Mohanty, Basant Kumar
Patel, Sujit Kumar
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (06) : 418 - 422
[27] Implementation of an ALU Using Modified Carry Select Adder for Low Power and Area-Efficient Applications
Nautiyal, Priyanka
Madduri, Pitchaiah
Negi, Sonam
2015 INTERNATIONAL CONFERENCE ON COMPUTER AND COMPUTATIONAL SCIENCES (ICCCS), 2015, : 22 - 25
[28] GDI Based Area Delay Power Efficient Carry Select Adder
Soundharya, M.
Arunkumar, R.
PROCEEDINGS OF 2015 ONLINE INTERNATIONAL CONFERENCE ON GREEN ENGINEERING AND TECHNOLOGIES (IC-GET), 2015,
[29] Performance Analysis Of Efficient Carry Select Adder
Sangeetha, M.
Balaji, S.
Praveen, John Paul A.
Mohanraj, R.
JOURNAL OF MECHANICS OF CONTINUA AND MATHEMATICAL SCIENCES, 2019, : 380 - 386
[30] Implementation of an efficient 64-bit Carry Select Adder using Muxes
Chandran, Rahul G.
Saraswathi, N.
2014 INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), 2014, : 430 - 434

← 1 2 3 4 5 →