A low-power and high-speed D flip-flop using a single latch

被引：1

作者：

Chang, RC ^{[1
]}

Hsu, LC ^{[1
]}

Sun, MC ^{[1
]}

机构：

[1] Natl Chunghsing Univ, Dept Elect Engn, Taichung 40227, Taiwan

来源：

JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS | 2002年 / 11卷 / 01期

关键词：

D O I：

10.1142/S0218126602000239

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A novel low-power and high-speed D flip-flop is presented in this letter. The flip-flop consists of a single low-power latch, which is controlled by a positive narrow pulse, Hence, fewer transistors are used and lower power consumption is achieved. HSPICE simulation results show that power dissipation of the proposed D flip-flop has been reduced up to 76%. The operating frequency of the flip-flop is also greatly increased.

引用

页码：51 / 55

页数：5

共 50 条

[31] HIGH-SPEED FLIP-FLOP FREQUENCY-DIVIDERS
MUKHIN, VF
SYSONOV, VV
TELECOMMUNICATIONS AND RADIO ENGINEERING, 1975, 29 (09) : 127 - 128
[32] HIGH-SPEED FLIP-FLOP WITH A HIGH NOISE-IMMUNITY
PRYADILOVA, AA
TELECOMMUNICATIONS AND RADIO ENGINEERING, 1974, 28 (05) : 114 - 114
[33] Ultralow-power high-speed flip-flop based on multimode FinFETs
Liao, Kai
Cui, Xiaoxin
Liao, Nan
Wang, Tian
Yu, Dunshan
Cui, Xiaole
SCIENCE CHINA-INFORMATION SCIENCES, 2016, 59 (04)
[34] Design a Low-Power D Flip-Flop Using the 0.18 mu m CMOS Technology
Gupta, Suvigya
Saxena, Nikhil
JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2018, 13 (04): : 287 - 293
[35] High-Speed, Low-Power, Magnetic Non-Volatile Flip-Flop With Voltage-Controlled, Magnetic Anisotropy Assistance
Kang, Wang
Ran, Yi
Lv, Weifeng
Zhang, Youguang
Zhao, Weisheng
IEEE MAGNETICS LETTERS, 2016, 7 : 1 - 5
[36] Ultralow-power high-speed flip-flop based on multimode FinFETs
Kai Liao
Xiaoxin Cui
Nan Liao
Tian Wang
Dunshan Yu
Xiaole Cui
Science China Information Sciences, 2016, 59
[37] Low Power SR-Latch Based Flip-Flop Design Using 21 Transistors
Lin, Jin-Fa
Tsai, Ming-Yan
Li, Kun-Sheng
Jiang, Yun-Rong
Cheng, Yu-Shiang
JOURNAL OF LOW POWER ELECTRONICS, 2016, 12 (02) : 112 - 116
[38] Low-power and area-efficient memristor based non-volatile D latch and flip-flop: Design and analysis
S., Haroon Rasheed
Nelapati, Rajeev Pankaj
PLOS ONE, 2024, 19 (03):
[39] Variable sampling window flip-flop for low-power application
Shin, SD
Choi, H
Kong, BS
PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 257 - 260
[40] Low-power half-static flip-flop structure
Manolescu, M
Lin, IP
2000 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, CAS 2000 PROCEEDINGS, 2000, : 211 - 214

← 1 2 3 4 5 →