Phonon exacerbated quantum interference effects in III-V nanowire transistors

被引:1
|
作者
Gilbert, M. J. [1 ]
Banerjee, S. K. [1 ]
机构
[1] Univ Texas Austin, Microelect Res Ctr, Austin, TX 78758 USA
关键词
MOSFET; Quantum wire; Transport; Simulation;
D O I
10.1007/s10825-006-0086-6
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In recent years, a great deal of attention has been focused on the development of quantum wire transistors as a means of extending Moore's Law. Here we present, results of fully three-dimensional, self-consistent quantum mechanical device simulations of InAs tri-gate nanowire transistor (NWT). The effects of inelastic scattering have been included as real-space self-energy terms. We find that the position of dopant atoms in these devices can lead a reduction in the amount of scattering the carriers experience. We find that the combination of deeply buried dopant atoms and the high energy localization of polar optical phonon processes allow devices to recover their ballistic behavior even in the presence of strong inelastic phonon processes. However, we find that dopant atoms close to the source-channel interface cause severe quantum interference effects leading to significant performance reduction.
引用
收藏
页码:141 / 144
页数:4
相关论文
共 50 条
  • [11] Analytic drain current model for III-V cylindrical nanowire transistors
    Marin, E. G.
    Ruiz, F. G.
    Schmidt, V.
    Godoy, A.
    Riel, H.
    Gamiz, F.
    JOURNAL OF APPLIED PHYSICS, 2015, 118 (04)
  • [12] III-V nanowire growth mechanism: V/III ratio and temperature effects
    Dayeh, Shadi A.
    Yu, Edward T.
    Wang, Deli
    NANO LETTERS, 2007, 7 (08) : 2486 - 2490
  • [13] III-V nanowire heterostructures
    Dubrovskii, V. G.
    2018 INTERNATIONAL CONFERENCE LASER OPTICS (ICLO 2018), 2018, : 436 - 436
  • [14] III-V compound semiconductor transistors-from planar to nanowire structures
    Riel, Heike
    Wernersson, Lars-Erik
    Hong, Minghwei
    del Alamo, Jesus A.
    MRS BULLETIN, 2014, 39 (08) : 668 - 677
  • [15] Computationally Efficient Analytic Charge Model for III-V Cylindrical Nanowire Transistors
    Ganeriwala, Mohit D.
    Marin, Enrique G.
    Ruiz, Francisco G.
    Mohapatra, Nihar R.
    2018 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS), 2018, : 193 - 195
  • [16] Electrical performance of III-V gate-all-around nanowire transistors
    Razavi, Pedram
    Fagas, Giorgos
    APPLIED PHYSICS LETTERS, 2013, 103 (06)
  • [17] Threshold Tuning of III-V Nanowire Transistors via Metal Clusters Decoration
    Han, N.
    Wang, F. Y.
    Hou, J. J.
    Yip, S. P.
    Lin, H.
    Xiu, F.
    Fang, M.
    Yang, Z. X.
    Hung, T. F.
    Ho, J. C.
    STATE-OF-THE-ART PROGRAM ON COMPOUND SEMICONDUCTORS (SOTAPOCS) 55 -AND- LOW-DIMENSIONAL NANOSCALE ELECTRONIC AND PHOTONIC DEVICES 6, 2013, 58 (08): : 113 - 118
  • [18] A Compact Charge and Surface Potential Model for III-V Cylindrical Nanowire Transistors
    Ganeriwala, Mohit D.
    Ruiz, Francisco G.
    Marin, Enrique G.
    Mohapatra, Nihar R.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (01) : 73 - 79
  • [19] A III-V nanowire channel on silicon for high-performance vertical transistors
    Tomioka, Katsuhiro
    Yoshimura, Masatoshi
    Fukui, Takashi
    NATURE, 2012, 488 (7410) : 189 - +
  • [20] III-V nanowire solar cells
    LaPierre, R. R.
    2011 ASIA COMMUNICATIONS AND PHOTONICS CONFERENCE AND EXHIBITION (ACP), 2012,