Systematic Design of 10-bit 50MS/s Pipelined ADC

被引：0

作者：

Zhu, Kehan ^{[1
]}

Balagopal, Sakkarapani ^{[1
]}

Saxena, Vishal ^{[1
]}

机构：

[1] Boise State Univ, Dept Elect & Comp Engn, Boise, ID 83725 USA

来源：

2013 IEEE WORKSHOP ON MICROELECTRONICS AND ELECTRON DEVICES (WMED) | 2013年

关键词：

Pipelined ADC; SNR; ENOB; SFDR; CMOS ADC;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A systematical design analysis of a 10-bit 50MS/s pipelined ADC is presented. With an opamp-sharing technique, the power consumption is reduced drastically. Simulated in a 130-nm CMOS process, it achieves a 58.9dB signal-to-noise ratio (SNR), a 9.3 effective number of bits (ENOB), 64dB spurious free dynamic range (SFDR) with a sinusoid input of 4.858-MHz 1-V-pp at 50MS/s, and consumes less than 24 mW from a 1.2-V supply.

引用

页码：17 / 20

页数：4

共 50 条

[41] A 16-channel 50MS/s 14bit Pipelined-SAR ADC for Integrated Ultrasound Imaging Systems
Wu, Yimin
Lan, Jingchao
Chen, Min
Ye, Fan
Ren, Junyan
APCCAS 2020: PROCEEDINGS OF THE 2020 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2020), 2020, : 3 - 6
[42] A 10-bit pipelined ADC for high speed, low power applications
Dong, SC
Carlson, BS
THIRTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1998, : 744 - 748
[43] An 8mW 10b 50MS/s Pipelined ADC Using 25dB Opamp
Kim, Min Gyu
Kratyuk, Volodymyr
Hanumolu, Pavan Kumar
Alm, Gil-Cho
Kwon, Sunwoo
Moon, Un-Ku
2008 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 49 - +
[44] A 10-bit 10Ms/s Pipeline Cyclic ADC Based on β-Expansion
Mishima, Yuta
Yamada, Toshiki
Uchiyama, Asato
Matsuura, Tatsuji
San, Hao
Hotta, Masao
2015 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ISPACS), 2015, : 294 - 298
[45] A 10-bit 25-MS/s 1.25-mW Pipelined ADC With a Semidigital Gm-Based Amplifier
Suh, Yunjae
Lee, Jongmi
Kim, Byungsub
Park, Hong-June
Sim, Jae-Yoon
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2013, 60 (03) : 142 - 146
[46] A 10-bit 50-MS/s SAR ADC for Dual-Voltage Domain Portable Systems
Tsai, Wei-Hao
Kuo, Che-Hsun
Chang, Soon-Jyh
Lo, Li-Tse
Wu, Ying-Cheng
Chen, Chun-Jen
2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 2425 - 2428
[47] A LOW-VOLTAGE LOW-POWER 10-BIT 200 MS/S PIPELINED ADC IN 90 NM CMOS
Abdinia, Sahel
Yavari, Mohammad
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2010, 19 (02) : 393 - 405
[48] 1.2 V 10-bit 75 MS/s Pipelined ADC With Phase-Dependent Gain-Transition CDS
Woo, Jong-Kwan
Lee, Hyunjoong
Kim, Hwi-Cheol
Jeong, Deog-Kyoon
Kim, Suhwan
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (03) : 585 - 592
[49] A 10-bit 50-MS/s redundant SAR ADC with split capacitive-array DAC
Amir Arian
Mehdi Saberi
Saied Hosseini-Khayat
Reza Lotfi
Yusuf Leblebici
Analog Integrated Circuits and Signal Processing, 2012, 71 : 583 - 589
[50] A 69-mW 10-bit 80-MSample/s pipelined CMOS ADC
Min, BM
Kim, P
Bowman, FW
Boisvert, DM
Aude, AJ
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (12) : 2031 - 2039

← 1 2 3 4 5 →