Dynamic fraction control bus: New SOC on-chip communication architecture design

被引：0
|
作者：
Wang, N [1 ]
Bayoumi, MA [1 ]
机构：
[1] Univ SW Louisiana, Ctr Adv Comp Studies, Lafayette, LA 70504 USA
来源：
IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS | 2005年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
As technology scales toward deeper submicron, the integration of a large number of IP blocks on the same silicon die is becoming technically feasible. The on-chip communication architecture is becoming the bottleneck for these System-on-a-Chips (SOC). The conventional communication architectures all have their limitations. This paper presents new communication architectures, Static Fraction Control Bus (SFCB) and Dynamic Fraction Control Bus (DFCB), to address the shortcomings of these conventional communication architectures.
引用
收藏
页码：199 / 202
页数：4
相关论文
共 50 条
  • [41] An on-chip communication mechanism design in the embedded heterogeneous multi-core architecture
    Yan, Like
    Shi, Qingsong
    Chen, Tianzhou
    Chen, Guobing
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL CONFERENCE ON NETWORKING, SENSING AND CONTROL, VOLS 1 AND 2, 2008, : 1842 - 1845
  • [42] A Skewed Repeater Bus architecture for on-chip energy reduction in microprocessors
    Khellah, M
    Ghoneima, M
    Tschanz, J
    Ye, YB
    Kurd, N
    Barkatullah, J
    Nimmagadda, S
    Ismail, Y
    De, V
    2005 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2005, : 253 - 257
  • [43] A phase-based approach for on-chip bus architecture optimization
    Lee, Jaesung
    Lee, Hyuk-Jae
    Lee, Chanho
    Computer Journal, 2009, 52 (06): : 626 - 645
  • [44] A Phase-Based Approach for On-Chip Bus Architecture Optimization
    Lee, Jaesung
    Lee, Hyuk-Jae
    Lee, Chanho
    COMPUTER JOURNAL, 2009, 52 (06): : 626 - 645
  • [45] Power evaluation of the arbitration policy for different on-chip bus based SoC platform
    Srinivasan, Prakash
    Ahmadinia, Ali
    Erdogan, Ahmet T.
    Arslan, Tughrul
    20TH ANNIVERSARY IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2007, : 159 - 162
  • [46] On-Chip Molecular Communication: Analysis and Design
    Farsad, Nariman
    Eckford, Andrew W.
    Hiyama, Satoshi
    Moritani, Yuki
    IEEE TRANSACTIONS ON NANOBIOSCIENCE, 2012, 11 (03) : 304 - 314
  • [47] On-chip communication design: Roadblocks and avenues
    Carloni, LP
    Sangiovanni-Vincentelli, AL
    CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, 2003, : 75 - 76
  • [48] On-chip PVT control system for worst-caseless lower voltage SoC design
    Gyohten, Takayuki
    Morishita, Fukashi
    Okamoto, Mako
    Dosaka, Katsumi
    Arimoto, Kazutami
    2005 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 313 - 316
  • [49] Fast exploration of bus-based on-chip communication architectures
    Pasricha, S
    Dutt, N
    Ben-Romdhane, M
    INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, 2004, : 242 - 247
  • [50] Latency-guided on-chip bus network design
    Drinic, M
    Kirovski, D
    Meguerdichian, S
    Potkonjak, M
    ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, 2000, : 420 - 423
12345