Dynamic fraction control bus: New SOC on-chip communication architecture design

被引：0

作者：

Wang, N ^{[1
]}

Bayoumi, MA ^{[1
]}

机构：

[1] Univ SW Louisiana, Ctr Adv Comp Studies, Lafayette, LA 70504 USA

来源：

IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS | 2005年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

As technology scales toward deeper submicron, the integration of a large number of IP blocks on the same silicon die is becoming technically feasible. The on-chip communication architecture is becoming the bottleneck for these System-on-a-Chips (SOC). The conventional communication architectures all have their limitations. This paper presents new communication architectures, Static Fraction Control Bus (SFCB) and Dynamic Fraction Control Bus (DFCB), to address the shortcomings of these conventional communication architectures.

引用

页码：199 / 202

页数：4

共 50 条

[31] On-chip interconnection design and SoC integration with OCP
Wang, Chih-Wea
Lai, Chi-Shao
Wu, Chi-Feng
Hwang, Shih-Arn
Lin, Ying-Hsi
2008 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 25 - +
[32] On-chip cache algorithm design for multimedia SOC
Pratoomtong, A
Hu, YH
2005 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS 1-5: SPEECH PROCESSING, 2005, : 337 - 340
[33] On-chip communication architecture exploration: A quantitative evaluation of point-to-point, bus, and network-on-chip approaches
Lee, Hyung Gyu
Chang, Naehyuck
Ogras, Umit Y.
Marculescu, Radu
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2007, 12 (03)
[34] A power efficient on-chip bus design with dynamic voltage and frequency scaling scheme
Ho, Ying-Chieh
Chen, Ya-Ting
Su, Chauchin
International Journal of Electrical Engineering, 2010, 17 (03): : 207 - 215
[35] Performance aware on-chip communication synthesis and optimization for shared multi-bus based architecture
Pandey, S
Glesner, M
Mühlhäuser, M
SBCCI 2005: 18th Symposium on Integrated Circuits and Systems Design, Proceedings, 2005, : 230 - 235
[36] Serial-link bus: A low-power on-chip bus architecture
Ghoneima, M
Ismail, Y
Khellah, M
Tschanz, J
De, VV
ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, : 541 - 546
[37] Serial-Link Bus: A Low-Power On-Chip Bus Architecture
Ghoneima, Maged
Ismail, Yehea
Khellah, Muhammad M.
Tschanz, James
De, Vivek
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2009, 56 (09) : 2020 - 2032
[38] Orthogonalized communication architecture for MP-SoC with global bus
Lee, J
Park, SC
FIFTH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2005, : 541 - 545
[39] The Design of A High Gain On-Chip Antenna for SoC Application
Song, Yexi
Wu, Yunqiu
Yang, Jie
Kang, Kai
2015 IEEE MTT-S INTERNATIONAL MICROWAVE WORKSHOP SERIES ON ADVANCED MATERIALS AND PROCESSES FOR RF AND THZ APPLICATIONS (IMWS-AMP), 2015, : 212 - 214
[40] Reconfigurable Bus Monitor Tool Suite for On-Chip SoC for Performance and Protocol Monitoring
Lee, Ping-Chun
Huang, Ing-Jer
2014 9TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE AND COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2014,

← 1 2 3 4 5 →