Compressor design for silicon debug

被引：0

作者：

Zhang, Jing ^{[1
]}

Fritz, Lars Johan ^{[2
]}

Liu, Liang ^{[1
]}

Larsson, Erik ^{[1
]}

机构：

[1] Lund Univ, Dept Elect & Informat Technol, S-22100 Lund, Sweden

[2] Ericsson, Stockholm, Sweden

来源：

2016 21TH IEEE EUROPEAN TEST SYMPOSIUM (ETS) | 2016年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The objective of this paper is to design a compressor for silicon debug that is suitable in an industrial Nexus environment. The compressor must operate in real-time and must be lossless. Important for the compressor is high compression ratio, low hardware cost and high throughput. We implemented the compression on an FPGA and we compared our implementation in terms of throughput and hardware cost against other approaches.

引用

页数：2

共 50 条

[1] How can the results of silicon debug justify the investment in design-for-debug infrastructure?
Venkataraman, Srikanth
2007 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2007, : 1026 - 1026
[2] How can the results of silicon debug justify the investment in Design-for-Debug Infrastructure?
Gottlieb, Bob
2007 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2007, : 1030 - 1030
[3] X-Tracer: A Reconfigurable X-Tolerant Trace Compressor for Silicon Debug
Yuan, Feng
Liu, Xiao
Xu, Qiang
2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2012, : 555 - 560
[4] SOC and multicore debug: Are design for debug (DFD) features that are put in re-use cores sufficient for silicon debug?
Gottlieb, Bob
2006 IEEE International Test Conference, Vols 1 and 2, 2006, : 1083 - 1083
[5] Silicon symptoms to solutions: Applying design for debug techniques
Pyron, C
Bangalore, R
Belete, D
Goertz, J
Razdan, A
Younger, D
INTERNATIONAL TEST CONFERENCE 2002, PROCEEDINGS, 2002, : 664 - 672
[6] SoC and Multi-Core Debug: Are Design for Debug (DFD) features that are put in reuse cores sufficient for Silicon Debug?
Menon, Sankaran
2006 IEEE International Test Conference, Vols 1 and 2, 2006, : 1080 - 1081
[7] SOC and Multi-Core Debug: Are Design for Debug (DFD) features that are put in reuse cores sufficient for Silicon Debug?
Genden, Michael
2006 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2006, : 1084 - 1084
[8] Are design for debug (DFD) features that are put in reuse cores sufficient for silicon debug? position statement
McLaurin, Teresa L.
2006 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2006, : 1082 - 1082
[9] Silicon debug and diagnosis
Marinissen, Erik Jan
Nicolici, Nicola
IET COMPUTERS AND DIGITAL TECHNIQUES, 2007, 1 (06): : 659 - 660
[10] Scan Based Silicon Debug
Huang, Yu
CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2012 (CSTIC 2012), 2012, 44 (01): : 1021 - 1027

← 1 2 3 4 5 →