共 39 条
- [31] Combining low-power scan testing and test data compression for system-on-a-chip 38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 166 - 169
- [32] Low Capture Power Dictionary-based Test Data Compression PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN ISQED 2016, 2016, : 289 - 294
- [33] Architecture of a data compression-based low-power scan-path 16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 768 - 771
- [34] A multilayer data copy scheme for low cost test with controlled scan-in power for multiple scan chain designs 2006 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2006, : 666 - +
- [35] Test data compression method for multiple scan chains based on repeated sub-vectors Yi Qi Yi Biao Xue Bao/Chinese Journal of Scientific Instrument, 2009, 30 (02): : 356 - 361
- [36] Co-optimization for test data compression and testing power based on variable-tall code 2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 105 - 108
- [38] Reducing Power Supply Noise in Linear-Decompressor-Based Test Data Compression Environment for At-Speed Scan Testing 2008 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2008, : 335 - +
- [39] Low power chip interface based on bus data encoding with adaptive code-book method NINTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1999, : 368 - 371