Low Power Scan Chain Reordering Method with Limited Routing Congestion for Code-based Test Data Compression

被引：1

作者：

Kim, Dooyoung ^{[1
]}

Ansari, M. Adil ^{[1
]}

Jung, Jihun ^{[1
]}

Park, Sungju ^{[1
]}

机构：

[1] Hanyang Univ, Dept Comp Sci & Engn, Sa 3 Dong, Ansan, Gyeonggi Do, South Korea

来源：

JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE | 2016年 / 16卷 / 05期

基金：

新加坡国家研究基金会;

关键词：

Test data compression; code-based test data compression; scan chain reordering; low power testing; routing congestion; TIME;

D O I：

10.5573/JSTS.2016.16.5.582

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Various test data compression techniques have been developed to reduce the test costs of system-on-a-chips. In this paper, a scan chain reordering algorithm for code-based test data compression techniques is proposed. Scan cells within an acceptable relocation distance are ranked to reduce the number of conflicts in all test patterns and rearranged by a positioning algorithm to minimize the routing overhead. The proposed method is demonstrated on ISCAS '89 benchmark circuits with their physical layout by using a 180 nm CMOS process library. Significant improvements are observed in compression ratio and test power consumption with minor routing overhead.

引用

页码：582 / 594

页数：13

共 39 条

[21] Low-Power Test in Compression-Based Reconfigurable Scan Architectures
Almukhaizim, Sobeeh
Mohammad, Mohammad
Khajah, Mohammad
SBCCI 2010: 23RD SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2010, : 55 - 60
[22] Low-power test in compression-based reconfigurable scan architectures
Almukhaizim, Sobeeh
Mohammad, Mohammad
Alquraishi, Eman
KUWAIT JOURNAL OF SCIENCE & ENGINEERING, 2011, 38 (2B): : 175 - 195
[23] Weighted Transition Based Reordering, Columnwise Bit Filling, and Difference Vector: A Power-Aware Test Data Compression Method
Mehta, Usha
Dasgupta, K. S.
Devashrayee, N. M.
VLSI DESIGN, 2011,
[24] A selective scan chain reconfiguration through run-length coding for test data compression and scan power reduction
Shi, Y
Kimura, S
Yanagisawa, M
Ohtsuki, T
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2004, E87A (12) : 3208 - 3215
[25] Low power test data compression based on LFSR reseeding
Lee, JK
Touba, NA
IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2004, : 180 - 185
[26] Test data compression based on threshold method for power reduction
Saravanan, S., 1600, Maxwell Science Publications (04):
[27] Low power oriented test modification and compression techniques for scan based core testing
Hayashi, Terumine
Ikeda, Naotsugu
Shinogi, Tsuyoshi
Takase, Haruhiko
Kita, Hidehiko
PROCEEDINGS OF THE 15TH ASIAN TEST SYMPOSIUM, 2006, : 327 - +
[28] Low-power selective pattern compression for scan-based test applications
Sivanantham, S.
Mallick, P. S.
Perinbam, J. Raja Paul
COMPUTERS & ELECTRICAL ENGINEERING, 2014, 40 (04) : 1053 - 1063
[29] Compression-Friendly Low Power Test Application Based on Scan Slices Reusing
Wang Weizheng
Wang JinCheng
Cai Shuo
Su Wei
Xiang Lingyun
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2016, 16 (04) : 463 - 469
[30] Low-power scan testing and test data compression tor system-on-a-chip
Chandra, A
Chakrabarty, K
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (05) : 597 - 604

← 1 2 3 4 →