Prediction of Wafer Map Categories Using Wafer Acceptance Test Parameters in Semiconductor Manufacturing

被引:1
|
作者
Lim, Martin Ying Song [1 ,2 ]
Sharma, Anurag [2 ]
Chin, Cheng Siong [2 ]
Yip, Tommy Chun Ming [1 ]
Ong, Jonathan Yoong Seang [1 ]
机构
[1] Globalfoundries, Singapore 738406, Singapore
[2] NewRIIS, Singapore 609607, Singapore
关键词
Semiconductor manufacturing; Machine learning; Wafer Acceptance Test;
D O I
10.1007/978-3-031-08337-2_12
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The semiconductor industry is always looking for new solutions to maximize yield. Recently, the focus has been on utilizing the manufacturing data to help improve operational efficiency and early detection. This paper proposes a framework to find the best combination of machine learning models and data-balancing methods to predict specific wafer map signatures using Wafer Acceptance Test (WAT). WAT is a measurement test performed at multiple locations to identify poorly manufactured wafers. However, therewere instances wherewafers passed every measurement test but were found to have low yield. The proposed framework will be tested on real manufacturing data to demonstrate the viability of predicting wafer map signatures.
引用
收藏
页码:136 / 144
页数:9
相关论文
共 50 条
  • [31] Resource Portfolio Planning Methodology for Semiconductor Wafer Manufacturing
    Y.-C. Chou
    R.-C. You
    The International Journal of Advanced Manufacturing Technology, 2001, 18 : 12 - 19
  • [32] Developing data mining methods for wafer bin map clustering and the empirical study in a semiconductor manufacturing fab
    Chien, CF
    Liu, QW
    NEW TRENDS OF INDUSTRIAL ENGINEERING AND ENGINEERING MANAGEMENT IN NEW CENTURY, 2001, : 581 - 587
  • [33] Research on Motion Control and Wafer-Centering Algorithm of Wafer-Handling Robot in Semiconductor Manufacturing
    Han, Bing-Yuan
    Zhao, Bin
    Sun, Ruo-Huai
    SENSORS, 2023, 23 (20)
  • [34] Wafer Test Methods to Improve Semiconductor Die Reliability
    Mann, William R.
    IEEE DESIGN & TEST OF COMPUTERS, 2008, 25 (06): : 528 - 537
  • [35] Life cycle inventory development for wafer fabrication in semiconductor manufacturing
    Murphy, CF
    Laurent, JP
    Allen, DT
    2003 IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONICS & THE ENVIRONMENT, CONFERENCE RECORD, 2003, : 276 - 281
  • [36] Representation Learning for Wafer Pattern Recognition in Semiconductor Manufacturing Process
    Song, Seunghwan
    Baek, Jun-Geol
    2023 INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE IN INFORMATION AND COMMUNICATION, ICAIIC, 2023, : 264 - 269
  • [37] Kinodynamic Generation of Wafer Scanners Trajectories Used in Semiconductor Manufacturing
    Al-Rawashdeh, Yazan M.
    Al Janaideh, Mohammad
    Heertjes, Marcel F.
    IEEE TRANSACTIONS ON AUTOMATION SCIENCE AND ENGINEERING, 2023, 20 (01) : 718 - 732
  • [38] Spatial heterodyne interferometry techniques and applications in semiconductor wafer manufacturing
    Bingham, PR
    Tobin, KW
    Hanson, GR
    Simpson, JT
    INTERFEROMETRY XII: TECHNIQUES AND ANALYSIS, 2004, 5531 : 289 - 298
  • [39] A WAFER DESIGN PROBLEM IN SEMICONDUCTOR MANUFACTURING FOR RELIABLE CUSTOMER SERVICE
    SINGH, MR
    ABRAHAM, CT
    AKELLA, R
    IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1990, 13 (01): : 103 - 108
  • [40] Effect of Irrelevant Variables on Faulty Wafer Detection in Semiconductor Manufacturing
    Kim, Dongil
    Kang, Seokho
    ENERGIES, 2019, 12 (13)