Prediction of Wafer Map Categories Using Wafer Acceptance Test Parameters in Semiconductor Manufacturing

被引:1
|
作者
Lim, Martin Ying Song [1 ,2 ]
Sharma, Anurag [2 ]
Chin, Cheng Siong [2 ]
Yip, Tommy Chun Ming [1 ]
Ong, Jonathan Yoong Seang [1 ]
机构
[1] Globalfoundries, Singapore 738406, Singapore
[2] NewRIIS, Singapore 609607, Singapore
关键词
Semiconductor manufacturing; Machine learning; Wafer Acceptance Test;
D O I
10.1007/978-3-031-08337-2_12
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The semiconductor industry is always looking for new solutions to maximize yield. Recently, the focus has been on utilizing the manufacturing data to help improve operational efficiency and early detection. This paper proposes a framework to find the best combination of machine learning models and data-balancing methods to predict specific wafer map signatures using Wafer Acceptance Test (WAT). WAT is a measurement test performed at multiple locations to identify poorly manufactured wafers. However, therewere instances wherewafers passed every measurement test but were found to have low yield. The proposed framework will be tested on real manufacturing data to demonstrate the viability of predicting wafer map signatures.
引用
收藏
页码:136 / 144
页数:9
相关论文
共 50 条
  • [1] Hybrid Feature Selection for Wafer Acceptance Test Parameters in Semiconductor Manufacturing
    Xu, Hongwei
    Zhang, Jie
    Lv, Youlong
    Zheng, Peng
    IEEE ACCESS, 2020, 8 : 17320 - 17330
  • [2] Test wafer management for semiconductor manufacturing
    Ozelkan, Ertunga C.
    Cakanyildirim, Metin
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2006, 19 (02) : 241 - 251
  • [3] Scheduling of wafer test processes in semiconductor manufacturing
    Ellis, KP
    Lu, Y
    Bish, EK
    INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH, 2004, 42 (02) : 215 - 242
  • [4] Ergonomics in Semiconductor Wafer Manufacturing
    Yi, Foong Wai
    bin Hassan, Amir Hamzah
    CURRENT TRENDS IN ERGONOMICS, 2013, 10 : 231 - 235
  • [5] Clustering Ensemble for Identifying Defective Wafer Bin Map in Semiconductor Manufacturing
    Hsu, Chia-Yu
    MATHEMATICAL PROBLEMS IN ENGINEERING, 2015, 2015
  • [6] Active cluster annotation for wafer map pattern classification in semiconductor manufacturing
    Shim, Jaewoong
    Kang, Seokho
    Cho, Sungzoon
    EXPERT SYSTEMS WITH APPLICATIONS, 2021, 183
  • [7] Semiconductor Manufacturing Final Test Yield Optimization and Wafer Acceptance Test Parameter Inverse Design Using Multi-Objective Optimization Algorithms
    Jiang, Dan
    Lin, Weihua
    Raghavan, Nagarajan
    IEEE ACCESS, 2021, 9 (09): : 137655 - 137666
  • [8] A Voting Ensemble Classifier for Wafer Map Defect Patterns Identification in Semiconductor Manufacturing
    Saqlain, Muhammad
    Jargalsaikhan, Bilguun
    Lee, Jong Yun
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2019, 32 (02) : 171 - 182
  • [9] Automated wafer analysis using wafer map autocorrelation
    Hopcraft, G
    52ND ARFTG CONFERENCE DIGEST, 1998, : 82 - 87
  • [10] Wafer to Wafer LED Test & Scanning Back End Semiconductor Handler
    Thierry, Eme
    Massimo, Scarpella
    PROCEEDINGS OF THE 2010 34TH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY CONFERENCE (IEMT 2010), 2011,