A study of vertical lithography for high-density 3D structures

被引：6

作者：

Hirai, Shin-Ichiro ^{[1
]}

Saito, Nobuyuki ^{[1
]}

Goto, Yoshio ^{[1
]}

Suda, Hiromi ^{[1
]}

Mori, Ken-Ichiro ^{[1
]}

Miura, Seiya ^{[1
]}

机构：

[1] Canon Inc, Utsunomiya, Tochigi 3213292, Japan

来源：

OPTICAL MICROLITHOGRAPHY XXV, PTS 1AND 2 | 2012年 / 8326卷

关键词：

More than Moore; TSV; back-side alignment; plating; wafer edge shielding; wafer edge exposure; bonded wafer;

D O I：

10.1117/12.917877

中图分类号：

O43 [光学];

学科分类号：

070207 ; 0803 ;

摘要：

3D stacking technology using TSVs, as well as linewidth shrinking, is crucial for future progress in semiconductor devices. A new i-line exposure tool, the FPA-5510iV, has been developed which provides the functions necessary for implementing TSV processes. This paper reports on Canon's commitment to make advanced TSV processes a reality.

引用

页数：9

共 50 条

[1] A STUDY OF VERTICAL LITHOGRAPHY FOR HIGH-DENSITY 3D STRUCTURES
Mizutani, Masaki
Hirai, Shin-Ichiro
Koizumi, Ichiro
Mori, Ken-Ichiro
Miura, Seiya
OPTICAL MICROLITHOGRAPHY XXVI, 2013, 8683
[2] VERTICAL CONTINUOUS FLOW LITHOGRAPHY FOR FABRICATING LONG 3D STRUCTURES
Habasaki, S.
Yoshida, S.
Lee, W. C.
Takeuch, S.
26TH IEEE INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS (MEMS 2013), 2013, : 369 - 372
[3] High-density storage in holographic 3D disks
Pu, A
Psaltis, D
HIGH-DENSITY DATA RECORDING AND RETRIEVAL TECHNOLOGIES, 1996, 2604 : 15 - 22
[4] A study of electrical character of 3D high-density junction capacitor for SiP
Wang, Huijuan
Yu, Daquan
He, Ran
Cao, Liqiang
Wan, Lixi
2012 13TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2012), 2012, : 1600 - 1603
[5] A 3D packaging technology for high-density stacked DRAM
Kawano, Masaya
2007 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 62 - 63
[6] High-density WGM probes generated by a ChG ring resonator for high-density 3D imaging and applications
Youplao, Phichai
Pornsuwancharoen, Nithiroth
Suwanarat, Suksan
Chaiwong, Khomyuth
Jalil, Muhammad Arif
Amiri, Iraj. S.
Ali, Jalil
Singh, Ghanshyam
Yupapin, Preecha
Grattan, Kenneth T. V.
MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2018, 60 (11) : 2689 - 2693
[7] Self-aligned TiOx-based 3D vertical memristor for a high-density synaptic array
Lee, Subaek
Kim, Juri
Kim, Sungjun
FRONTIERS OF PHYSICS, 2024, 19 (06)
[8] Vertical Resistive Switching Memory (VRRAM): A Real 3D Device Demonstration and Analysis of High-Density Application
Wu, T. Y.
Chen, Y. S.
Gu, P. Y.
Chen, W. S.
Lee, H. Y.
Chen, P. S.
Tsai, K. H.
Tsai, C. H.
Rahaman, S. Z.
Lin, Y. D.
Chen, F. T.
Tsai, M. J.
Ku, T. K.
PROCEEDINGS OF TECHNICAL PROGRAM - 2014 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA), 2014,
[9] Ultra high-frequency characterization of high-density 3D module
Mäntysalo, M
Tanskanen, J
Ristolainen, EO
54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 242 - 247
[10] Low-stress TSVs for high-density 3D integration
Qiao, Jingping
Jiao, Binbin
Jia, Shiqi
Liu, Ruiwen
Yun, Shichang
Kong, Yanmei
Ye, Yuxin
Du, Xiangbin
Yu, Lihang
Lu, Dichen
Liu, Ziyu
Wang, Jie
2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC, 2023, : 606 - 611

← 1 2 3 4 5 →