Hardware implementation of neural network with Sigmoidal activation functions using CORDIC

被引:52
|
作者
Tiwari, Vipin [1 ]
Khare, Nilay [1 ]
机构
[1] MANIT, Dept Comp Sci & Engn, Bhopal, India
关键词
CORDIC; Field Programmable Gate Array (FPGA); Hardware; Neural network; FPGA IMPLEMENTATION; IDENTIFICATION; SYSTEMS;
D O I
10.1016/j.micpro.2015.05.012
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Activation function is the most important function in neural network processing. In this article, the field-programmable gate array (FPGA)-based hardware implementation of a multilayer feed-forward neural network, with a log sigmoid activation function and a tangent sigmoid (hyperbolic tangent) activation function has been presented, with more accuracy than any other previous implementation of a neural network with the same activation function. Accuracy is enhanced through the implementation of both the sigmoidal functions using COordinate Rotation Digital Computer (CORDIC) algorithm. The CORDIC algorithm is a simple and effective method for calculation of the trigonometric and hyperbolic functions. Simulations and experiments have been performed on the ISim simulation engine of the Xilinx Framework, using the Very High Speed Integrated Circuit Hardware Description Language (VHDL) as the programming language. The results show accuracy for a 32-bit and 64-bit input/output, compromising with speed. (C) 2015 Elsevier B.V. All rights reserved.
引用
收藏
页码:373 / 381
页数:9
相关论文
共 50 条
  • [41] Hardware implementation of an inverse function delayed neural network using stochastic logic
    Li, Hongge
    Hayakawa, Yoshihiro
    Sato, Shigeo
    Nakajima, Koji
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2006, E89D (09) : 2572 - 2578
  • [42] A Hardware Implementation of a Radial Basis Function Neural Network Using Stochastic Logic
    Ji, Yuan
    Ran, Feng
    Ma, Cong
    Lilja, David J.
    2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2015, : 880 - 883
  • [43] Hardware implementation of a convolutional neural network using calculations in the residue number system
    Chervyakov, N. I.
    Lyakhov, P. A.
    Nagornov, N. N.
    Valueva, M. V.
    Valuev, G. V.
    COMPUTER OPTICS, 2019, 43 (05) : 857 - 868
  • [44] A HARDWARE IMPLEMENTATION OF A NEURAL-NETWORK USING THE PARALLEL PROPAGATED TARGETS ALGORITHM
    SMITH, AVW
    SAKO, H
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1994, E77D (04) : 516 - 527
  • [45] Hardware implementation of a neural vision system based on a neural network using integrated and fire neurons
    Gonzalez, M.
    Lamela, H.
    Jimenez, M.
    Gimeno, J.
    Ruiz-Llata, M.
    INDEPENDENT COMPONENT ANALYSES, WAVELETS, UNSUPERVISED NANO-BIOMIMETIC SENSORS, AND NEURAL NETWORKS V, 2007, 6576
  • [46] Implementation of neural network with approximations functions
    Hnatiuc, M
    Lamarque, G
    SCS 2003: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, 2003, : 553 - 556
  • [47] Recurrent neural network synthesis using interaction activation functions
    Novakovic, BM
    1996 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND AUTOMATION, PROCEEDINGS, VOLS 1-4, 1996, : 1608 - 1613
  • [48] On periodic solutions of a two-neuron network system with sigmoidal activation functions
    Hsu, Cheng-Hsiung
    Yang, Suh-Yuh
    Yang, Ting-Hui
    Yang, Tzi-Sheng
    INTERNATIONAL JOURNAL OF BIFURCATION AND CHAOS, 2006, 16 (05): : 1405 - 1417
  • [49] Hardware Implementation of RBF Neural Network on FPGA Coprocessor
    Yang, Zhi-gang
    Qian, Jun-lei
    INFORMATION COMPUTING AND APPLICATIONS, PT 1, 2010, 105 : 415 - 422
  • [50] A hardware implementation of neural network for the recognition of printed numerals
    Masmoudi, M
    Samet, M
    Taktak, F
    Alimi, AM
    ICM'99: ELEVENTH INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, 1999, : 113 - 116