Energy-efficient crypto acceleration with HW/SW co-design for HTTPS

被引:2
|
作者
Xiao, Chunhua [1 ]
Zhang, Lei [1 ]
Liu, Weichen [2 ]
Bergmann, Neil [3 ]
Xie, Yuhua [1 ]
机构
[1] Chongqing Univ, Sch Comp Sci, Chongqing, Peoples R China
[2] Nanyang Technol Univ, Sch Comp Sci & Engn, Singapore, Singapore
[3] Univ Queensland, Sch Informat Technol & Elect Engn, Brisbane, Qld, Australia
基金
中国国家自然科学基金;
关键词
Energy efficiency; HW/SW co-design; Hardware acceleration; HTTPS; OpenSSL;
D O I
10.1016/j.future.2019.02.023
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Entering the Big Data era leads to the rapid development of web applications which provide highperformance sensitive access on large cloud data centers. HTTPS has been widely deployed as an extension of HTTP by adding an encryption layer of SSL/TLS protocol for secure communication over the Internet. To accelerate the complex crypto computation, specific acceleration instruction set and hardware accelerator are adopted. However, energy consumption has been ignored in the rush for performance. Actually, energy efficiency has become a challenge with the increasing demands for performance and energy saving in data centers. In this paper, we present the EECA, an Energy-Efficient Crypto Acceleration system for HTTPS with OpenSSL. It provides high energy-efficient encryption through HW/SW co-design. The essential idea is to make full use of system resource to exert the superiorities of different crypto acceleration approaches for an energy-efficient design. Experimental results show that, if only do crypto computations with typical encryption algorithm AES-256-CBC, the proposed EECA could get up to 1637.13%, 84.82%, and 966.23% PPW (Performance per Watt) improvement comparing with original software encryption, instruction set acceleration and hardware accelerator, respectively. If considering the whole working flow for end-to-end secure HTTPS based on OpenSSL with cipher suite ECDHE-RSA-AES256-SHA384, EECA could also improve the energy efficiency by up to 422.26%, 40.14% and 96.05% comparing with the original Web server using software, instruction set and hardware accelerators, respectively. (C) 2019 Elsevier B.V. All rights reserved.
引用
收藏
页码:336 / 347
页数:12
相关论文
共 50 条
  • [41] HW/SW Co-Design of a Specific Accelerator for Robotic Computer Vision
    Pedroza de la Cruz, Adrian
    Carrazco Diaz, Miguel Angel
    Ortega Cisneros, Susana
    Raygoza Panduro, Juan Jose
    Rivera Dominguez, Jorge
    Sandoval Ibarra, Federico
    COMPUTACION Y SISTEMAS, 2015, 19 (03): : 513 - 527
  • [42] HW/SW components for real-time systems co-design
    Gumzej, R
    Colnaric, M
    ITI 2001: PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY INTERFACES, 2001, : 455 - 460
  • [43] HW/SW Co-Design of the HOG algorithm on a Xilinx Zynq SoC
    Rettkowski, Jens
    Boutros, Andrew
    Goehringer, Diana
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2017, 109 : 50 - 62
  • [44] Teaching HW/SW Co-Design With a Public Key Cryptography Application
    Uhsadel, Leif
    Ullrich, Markus
    Das, Amitabh
    Karaklajic, Dusko
    Balasch, Josep
    Verbauwhede, Ingrid
    Dehaene, Wim
    IEEE TRANSACTIONS ON EDUCATION, 2013, 56 (04) : 478 - 483
  • [45] Sub-graph matching based HW/SW co-design
    Tang, L
    Wei, SJ
    Qiu, YL
    2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 75 - 78
  • [46] Domain-Specific Language for HW/SW Co-design for FPGAs
    Agron, Jason
    DOMAIN-SPECIFIC LANGUAGES, PROCEEDINGS, 2009, 5658 : 262 - 284
  • [47] HW/SW Co-Design for Dates Classification on Xilinx Zynq SoC
    Ammari, Ahmed Chiheb
    Khriji, Lazhar
    Awadalla, Medhat
    PROCEEDINGS OF THE 26TH CONFERENCE OF OPEN INNOVATIONS ASSOCIATION FRUCT, 2020, : 10 - 15
  • [48] HW/SW CO-DESIGN ARCHITECTURE EXPLORATION FOR VLSI MAZE ROUTING
    Elghazali, Mahdi
    Elhossini, Ahmed
    Areibi, Shawki
    2009 IEEE 22ND CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1 AND 2, 2009, : 499 - 504
  • [49] Arbitrary long digit integer sorter HW/SW co-design
    Cheng, SW
    ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 538 - 543
  • [50] HW/SW co-design of Face Detection & Recognition on Virtual Platform
    Lee, Mi-Young
    Baek, Young-Seok
    Kim, Seong-Min
    Kim, Hyuk
    Koo, Bon-Tae
    Lee, Joo-Hyun
    2016 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS-ASIA (ICCE-ASIA), 2016,