Energy-efficient crypto acceleration with HW/SW co-design for HTTPS

被引:2
|
作者
Xiao, Chunhua [1 ]
Zhang, Lei [1 ]
Liu, Weichen [2 ]
Bergmann, Neil [3 ]
Xie, Yuhua [1 ]
机构
[1] Chongqing Univ, Sch Comp Sci, Chongqing, Peoples R China
[2] Nanyang Technol Univ, Sch Comp Sci & Engn, Singapore, Singapore
[3] Univ Queensland, Sch Informat Technol & Elect Engn, Brisbane, Qld, Australia
基金
中国国家自然科学基金;
关键词
Energy efficiency; HW/SW co-design; Hardware acceleration; HTTPS; OpenSSL;
D O I
10.1016/j.future.2019.02.023
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Entering the Big Data era leads to the rapid development of web applications which provide highperformance sensitive access on large cloud data centers. HTTPS has been widely deployed as an extension of HTTP by adding an encryption layer of SSL/TLS protocol for secure communication over the Internet. To accelerate the complex crypto computation, specific acceleration instruction set and hardware accelerator are adopted. However, energy consumption has been ignored in the rush for performance. Actually, energy efficiency has become a challenge with the increasing demands for performance and energy saving in data centers. In this paper, we present the EECA, an Energy-Efficient Crypto Acceleration system for HTTPS with OpenSSL. It provides high energy-efficient encryption through HW/SW co-design. The essential idea is to make full use of system resource to exert the superiorities of different crypto acceleration approaches for an energy-efficient design. Experimental results show that, if only do crypto computations with typical encryption algorithm AES-256-CBC, the proposed EECA could get up to 1637.13%, 84.82%, and 966.23% PPW (Performance per Watt) improvement comparing with original software encryption, instruction set acceleration and hardware accelerator, respectively. If considering the whole working flow for end-to-end secure HTTPS based on OpenSSL with cipher suite ECDHE-RSA-AES256-SHA384, EECA could also improve the energy efficiency by up to 422.26%, 40.14% and 96.05% comparing with the original Web server using software, instruction set and hardware accelerators, respectively. (C) 2019 Elsevier B.V. All rights reserved.
引用
收藏
页码:336 / 347
页数:12
相关论文
共 50 条
  • [21] HW/SW Co-Design and Co-Optimizations for Deep Learning
    Marchisio, Alberto
    Putra, Rachmad Vidya Wicaksana
    Hanif, Muhammad Abdullah
    Shafique, Muhammad
    WORKSHOP PROCEEDINGS 2018: INTELLIGENT EMBEDDED SYSTEMS ARCHITECTURES AND APPLICATIONS (INTESA), 2018, : 13 - 18
  • [22] Energy-Aware Software Development for Embedded Systems in HW/SW Co-Design
    Ehrlich, Paul
    Radke, Stephan
    PROCEEDINGS OF THE 2013 IEEE 16TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2013, : 232 - 235
  • [23] HW/SW Co-Design Based Implementation of Gas Discrimination
    Ali, Amine Ait Si
    Amira, Abbes
    Bensaali, Faycal
    Benammar, Mohieddine
    Bermak, Amine
    2016 IEEE 27TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP), 2016, : 237 - 238
  • [24] DEMAC: A Modular Platform for HW-SW Co-Design
    Perdomo, Diego A. Roa
    Kabrick, Ryan
    Diaz, Jose M. Monsalve
    Raskar, Siddhisanket
    Fox, Dawson
    Gao, Guang R.
    PROCEEDINGS OF FOURTH ANNUAL WORKSHOP ON EMERGING PARALLEL AND DISTRIBUTED RUNTIME SYSTEMS AND MIDDLEWARE (IPDRM 2020), 2020, : 25 - 32
  • [25] An integrated environment for HW/SW co-design based on a CAL specification and HW/SW code generators
    Roquier, Ghislain
    Lucarz, Christophe
    Mattavelli, Marco
    Wipliez, Matthieu
    Raulet, Mickael
    Janneck, Joern W.
    Miller, Ian D.
    Parlour, David B.
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 799 - 799
  • [26] Buffer size driven partitioning for HW/SW co-design
    Lin, TC
    Sait, SM
    Cyre, WR
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1998, : 596 - 601
  • [27] FireMarshal: Making HW/SW Co-Design Reproducible and Reliable
    Pemberton, Nathan
    Amid, Alon
    2021 IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE (ISPASS 2021), 2021, : 299 - 309
  • [28] A formal approach to HW/SW co-design: The INSYDE project
    Sinclair, D
    Cuypers, L
    Verschaeve, K
    Holz, E
    Birbas, A
    Mariatos, V
    Kyrloglou, N
    Roux, JL
    IEEE SYMPOSIUM AND WORKSHOP ON ENGINEERING OF COMPUTER-BASED SYSTEMS, PROCEEDINGS, 1996, : 372 - 381
  • [29] A Reconfigurable SoPC Based on HW-SW Co-design
    Liu, Limin
    2008 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY, VOLS 1-5, 2008, : 286 - 289
  • [30] Rapid HW/SW co-design of softcore processor systems
    Finc, M
    Zemva, A
    IEEE REGION 8 EUROCON 2003, VOL A, PROCEEDINGS: COMPUTER AS A TOOL, 2003, : 104 - 108