Energy-efficient crypto acceleration with HW/SW co-design for HTTPS

被引:2
|
作者
Xiao, Chunhua [1 ]
Zhang, Lei [1 ]
Liu, Weichen [2 ]
Bergmann, Neil [3 ]
Xie, Yuhua [1 ]
机构
[1] Chongqing Univ, Sch Comp Sci, Chongqing, Peoples R China
[2] Nanyang Technol Univ, Sch Comp Sci & Engn, Singapore, Singapore
[3] Univ Queensland, Sch Informat Technol & Elect Engn, Brisbane, Qld, Australia
基金
中国国家自然科学基金;
关键词
Energy efficiency; HW/SW co-design; Hardware acceleration; HTTPS; OpenSSL;
D O I
10.1016/j.future.2019.02.023
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Entering the Big Data era leads to the rapid development of web applications which provide highperformance sensitive access on large cloud data centers. HTTPS has been widely deployed as an extension of HTTP by adding an encryption layer of SSL/TLS protocol for secure communication over the Internet. To accelerate the complex crypto computation, specific acceleration instruction set and hardware accelerator are adopted. However, energy consumption has been ignored in the rush for performance. Actually, energy efficiency has become a challenge with the increasing demands for performance and energy saving in data centers. In this paper, we present the EECA, an Energy-Efficient Crypto Acceleration system for HTTPS with OpenSSL. It provides high energy-efficient encryption through HW/SW co-design. The essential idea is to make full use of system resource to exert the superiorities of different crypto acceleration approaches for an energy-efficient design. Experimental results show that, if only do crypto computations with typical encryption algorithm AES-256-CBC, the proposed EECA could get up to 1637.13%, 84.82%, and 966.23% PPW (Performance per Watt) improvement comparing with original software encryption, instruction set acceleration and hardware accelerator, respectively. If considering the whole working flow for end-to-end secure HTTPS based on OpenSSL with cipher suite ECDHE-RSA-AES256-SHA384, EECA could also improve the energy efficiency by up to 422.26%, 40.14% and 96.05% comparing with the original Web server using software, instruction set and hardware accelerators, respectively. (C) 2019 Elsevier B.V. All rights reserved.
引用
收藏
页码:336 / 347
页数:12
相关论文
共 50 条
  • [1] Energy Efficient Data Access and Storage through HW/SW Co-design
    Guo, Minyi
    ACM SIGPLAN NOTICES, 2014, 49 (05) : 83 - 83
  • [2] Achieving Energy Efficiency by HW/SW Co-design
    Borkar, Shekhar
    2013 THIRD BERKELEY SYMPOSIUM ON ENERGY EFFICIENT ELECTRONIC SYSTEMS (E3S), 2013,
  • [3] AxP: A HW-SW Co-Design Pipeline for Energy-Efficient Approximated ConvNets via Associative Matching
    Mocerino, Luca
    Calimera, Andrea
    APPLIED SCIENCES-BASEL, 2021, 11 (23):
  • [4] Picture this: HW/SW co-design
    Patel, Bindesh
    Electronic Product Design, 2006, 27 (02): : 24 - 25
  • [5] Initiatives for HW/SW co-design
    不详
    COMPUTER DESIGN, 1998, 37 (01): : 68 - 68
  • [6] HW/SW Co-Design of Parallel Systems
    Wein, Enno
    2010 IEEE AND ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2010, : 344 - 348
  • [7] Seamless HW/SW co-design flow
    Dedic, J
    Trost, A
    Zemva, A
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2004, 34 (01): : 18 - 25
  • [8] AEAS - Towards High Energy-efficiency Design for OpenSSL Encryption Acceleration through HW/SW Co-design
    Xiao, Chunhua
    Xie, Yuhua
    Zhang, Lei
    PROCEEDINGS OF THE 2018 GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI'18), 2018, : 171 - 176
  • [9] Algorithm/Architecture Co-Design for Energy-Efficient Acceleration of Multi-Task DNN
    Shin, Jaekang
    Choi, Seungkyu
    Ra, Jongwoo
    Kim, Lee -Sup
    PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, 2022, : 253 - 258
  • [10] HW/SW co-design of a visual SLAM application
    Jonathan Piat
    Philippe Fillatreau
    Daniel Tortei
    Francois Brenot
    Michel Devy
    Journal of Real-Time Image Processing, 2020, 17 : 667 - 689