An architecture for high-performance 2-D image display

被引:2
|
作者
Jordan, SD
Jensen, PE
Lichtenbelt, BBA
机构
[1] HEWLETT PACKARD CORP,GRAPH HARDWARE LAB,FT COLLINS,CO 80525
[2] HEWLETT PACKARD CORP,GRAPH SOFTWARE LAB,FT COLLINS,CO 80525
关键词
D O I
10.1016/S0097-8493(96)00078-7
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Image processing operations can be divided into two classes, those pre-processing operations that are market- and application-specific and those widely-used operations that are useful in any application that requires the display of 2-D images. In the interest of achieving real-time rates for the broader class of 2-D image display operations, Hewlett-Packard has developed a hardware accelerator called VISUALIZE-IVX. It is capable of scaling, rotating, mirroring, translating and filtering 1K-by-1K output images at greater than 30 frames/s while simultaneously enhancing image brightness and contrast. This paper describes the pipelined architecture used to achieve this performance on a desktop computer. The architecture makes use of a hybrid mapping scheme for geometric transformations. Also a unique memory device was designed that minimizes local image buffers while eliminating the need to resend pixels from main memory. A recently developed method of extending the filtering capabilities, that may be incorporated into future products, is also presented. (C) 1997 Elsevier Science Ltd.
引用
收藏
页码:151 / 157
页数:7
相关论文
共 50 条
  • [31] High-Performance 3D-SRAM Architecture Design
    Hsu, Chun-Lung
    Wu, Ching-Fen
    PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 903 - 906
  • [32] Window memoization: an efficient hardware architecture for high-performance image processing
    Farzad Khalvati
    Mark D. Aagaard
    Journal of Real-Time Image Processing, 2010, 5 : 195 - 212
  • [33] A High-Performance and Memory-Efficient VLSI Architecture with Parallel Scanning Method for 2-D Lifting-Based Discrete Wavelet Transform
    Lai, Yeong-Kang
    Chen, Lien-Fei
    Shih, Yui-Chih
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2009, 55 (02) : 400 - 407
  • [34] High-performance Viterbi decoder with circularly connected 2-D CNN unilateral cell array
    Kim, H
    Son, H
    Roska, T
    Chua, LO
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (10): : 2208 - 2218
  • [35] A 2-D CONVOLVER ARCHITECTURE FOR REAL-TIME IMAGE-PROCESSING
    LANDETA, D
    MALINOWSKI, CW
    VISUAL COMMUNICATIONS AND IMAGE PROCESSING IV, PTS 1-3, 1989, 1199 : 1095 - 1105
  • [36] High-performance protocol architecture
    Dabbous, WS
    COMPUTER NETWORKS AND ISDN SYSTEMS, 1997, 29 (07): : 735 - 744
  • [37] HIGH-PERFORMANCE ARCHITECTURE ISSUES
    NICOLE, DA
    DECENTRALIZED AND DISTRIBUTED SYSTEMS, 1993, 39 : 23 - 30
  • [38] HIGH-PERFORMANCE COMPUTER ARCHITECTURE
    BHUYAN, LN
    FUTURE GENERATION COMPUTER SYSTEMS, 1995, 11 (06) : 501 - 502
  • [39] A NEW DEVICE ARCHITECTURE SUITABLE FOR HIGH-RESOLUTION AND HIGH-PERFORMANCE IMAGE SENSORS
    HYNECEK, J
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1988, 35 (05) : 646 - 652
  • [40] High resolution 2-D image upconversion of incoherent light
    Dam, Jeppe Seidelin
    Pedersen, Christian
    Tidemand-Lichtenberg, Peter
    NONLINEAR FREQUENCY GENERATION AND CONVERSION: MATERIALS, DEVICES, AND APPLICATIONS X, 2011, 7917