An architecture for high-performance 2-D image display

被引:2
|
作者
Jordan, SD
Jensen, PE
Lichtenbelt, BBA
机构
[1] HEWLETT PACKARD CORP,GRAPH HARDWARE LAB,FT COLLINS,CO 80525
[2] HEWLETT PACKARD CORP,GRAPH SOFTWARE LAB,FT COLLINS,CO 80525
关键词
D O I
10.1016/S0097-8493(96)00078-7
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Image processing operations can be divided into two classes, those pre-processing operations that are market- and application-specific and those widely-used operations that are useful in any application that requires the display of 2-D images. In the interest of achieving real-time rates for the broader class of 2-D image display operations, Hewlett-Packard has developed a hardware accelerator called VISUALIZE-IVX. It is capable of scaling, rotating, mirroring, translating and filtering 1K-by-1K output images at greater than 30 frames/s while simultaneously enhancing image brightness and contrast. This paper describes the pipelined architecture used to achieve this performance on a desktop computer. The architecture makes use of a hybrid mapping scheme for geometric transformations. Also a unique memory device was designed that minimizes local image buffers while eliminating the need to resend pixels from main memory. A recently developed method of extending the filtering capabilities, that may be incorporated into future products, is also presented. (C) 1997 Elsevier Science Ltd.
引用
收藏
页码:151 / 157
页数:7
相关论文
共 50 条
  • [21] High-performance optical CDMA system based on 2-D optical orthogonal codes
    Mendez, AJ
    Gagliardi, RM
    Hernandez, VJ
    Bennett, CV
    Lennon, WJ
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 2004, 22 (11) : 2409 - 2419
  • [22] An efficient VLSI architecture for 2-D wavelet image coding with novel image scan
    Lafruit, G
    Catthoor, F
    Cornelis, JPH
    De Man, HJ
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1999, 7 (01) : 56 - 68
  • [23] Pipelined fast 2-D DCT architecture for JPEG image compression
    Agostini, LV
    Silva, IS
    Bampi, S
    14TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2001, : 226 - 231
  • [24] CORDIC Architecture Based 2-D DCT and IDCT for Image Compression
    Bhaisare, Sayali R.
    Gokhale, Aniket V.
    Dakhole, Pravin K.
    2015 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2015, : 1473 - 1477
  • [25] Modeling of 2-D DNA display
    Florescu, Ana-Maria
    Joyeux, Marc
    Lafay, Benedicte
    ELECTROPHORESIS, 2009, 30 (21) : 3649 - 3656
  • [26] Flipping Based High Performance Pipelined VLSI Architecture for 2-D Discrete Wavelet Transform
    Todkar, Swati
    Shastry, P. V. S.
    PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON APPLIED AND THEORETICAL COMPUTING AND COMMUNICATION TECHNOLOGY (ICATCCT), 2015, : 832 - 836
  • [27] Efficient and High Accuracy 2-D DCT and IDCT Architecture for Image Compression Based on Improved CORDIC
    WU Hao
    SONG Helun
    LIU Nan
    DING Peng
    WU Fei
    LI Zhenyao
    WANG Zhengguang
    JI Yu
    RU Zhanqiang
    Instrumentation, 2022, 9 (04) : 49 - 57
  • [28] A high speed array architecture for 2-D wavelet transform
    Limqueco, JC
    Bayoumi, MA
    PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 1239 - 1242
  • [29] High-Performance TSV Architecture for 3-D ICs
    Daneshtalab, Masoud
    Ebrahimi, Masoumeh
    Liljeberg, Pasi
    Plosila, Juha
    Tenhunen, Hannu
    IEEE ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2010), 2010, : 467 - 468
  • [30] Window memoization: an efficient hardware architecture for high-performance image processing
    Khalvati, Farzad
    Aagaard, Mark D.
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2010, 5 (03) : 195 - 212