Modeling Process Variability in Scaled CMOS Technology

被引：0
|
作者：
Saha, Samar K. [1 ]
机构：
[1] Univ Colorado, Colorado Springs, CO 80907 USA
来源：
IEEE DESIGN & TEST OF COMPUTERS | 2010年 / 27卷 / 02期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：8 / 8
页数：1
相关论文
共 50 条
  • [41] Future challenges in CMOS process modeling
    Pichler, P.
    Burenkov, A.
    Lorenz, J.
    Kampen, C.
    Frey, L.
    THIN SOLID FILMS, 2010, 518 (09) : 2478 - 2484
  • [42] New compact model for performance and process variability assessment in 14nm FDSOI CMOS technology
    Denis, Y.
    Monsieur, F.
    Ghibaudo, G.
    Mazurier, J.
    Josse, E.
    Rideau, D.
    Charbuillet, C.
    Tavernier, C.
    Jaouen, H.
    PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES (ICMTS 2015), 2015, : 59 - 64
  • [43] New configuration memory cells for FPGA in nano-scaled CMOS technology
    Mazreah, Arash Azizi
    Shalmani, Mohammad T. Manzuri
    MICROELECTRONICS JOURNAL, 2011, 42 (11) : 1187 - 1207
  • [44] Variability Analysis of SBOX With CMOS 45 nm Technology
    Abhishek Kumar
    Suman Lata Tripathi
    Umashankar Subramaniam
    Wireless Personal Communications, 2022, 124 : 671 - 682
  • [45] JUNCTION FORMATION AND POLY-SI DOPING FOR SCALED SUBMICRON CMOS TECHNOLOGY
    OSBURN, CM
    CHEVACHAROENKUL, S
    MCGUIRE, GE
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1992, 139 (08) : 2287 - 2298
  • [46] Impact of layout, interconnects and variability on CMOS technology roadmap
    Boeuf, Frederic
    Sellier, Manuel
    Farcy, Alexis
    Skotnicki, Thomas
    2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2007, : 24 - +
  • [47] Variability Analysis of SBOX With CMOS 45 nm Technology
    Kumar, Abhishek
    Tripathi, Suman Lata
    Subramaniam, Umashankar
    WIRELESS PERSONAL COMMUNICATIONS, 2022, 124 (01) : 671 - 682
  • [48] Response surface modeling of 100nm CMOS process technology using design of experiment
    Srinivasaiah, HC
    Bhat, N
    17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 285 - 290
  • [49] Characterization and Modeling of Transistor Variability in Advanced CMOS Technologies
    Mezzomo, Cecilia Maggioni
    Bajolet, Aurelie
    Cathignol, Augustin
    Di Frenza, Regis
    Ghibaudo, Gerard
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (08) : 2235 - 2248
  • [50] Fault modeling and fault equivalence in CMOS technology
    Flottes, Marie-Lise, 1600, (02):
12345