Spike sorting algorithms and their efficient hardware implementation: a comprehensive survey

被引:12
|
作者
Zhang, Tim [1 ]
Azghadi, Mostafa Rahimi [2 ]
Lammie, Corey [2 ]
Amirsoleimani, Amirali [3 ]
Genov, Roman [4 ]
机构
[1] McGill Univ, Dept Bioengn, Montreal, PQ H3A 0E9, Canada
[2] James Cook Univ, Coll Sci & Engn, Townsville, Qld 4811, Australia
[3] York Univ, Dept Elect Engn & Comp Sci, Toronto, ON M3J 1P3, Canada
[4] Univ Toronto, Dept Elect & Comp Engn, Toronto, ON M5S, Canada
关键词
spike sorting; hardware; machine learning; neuromorphic engineering; ACTION-POTENTIAL DETECTION; NONLINEAR ENERGY OPERATOR; LARGE-SCALE; SUBTHALAMIC NUCLEUS; WAVE-FORMS; RECORDINGS; CLASSIFICATION; IDENTIFICATION; NEURONS; ELECTROPHYSIOLOGY;
D O I
10.1088/1741-2552/acc7cc
中图分类号
R318 [生物医学工程];
学科分类号
0831 ;
摘要
Objective. Spike sorting is a set of techniques used to analyze extracellular neural recordings, attributing individual spikes to individual neurons. This field has gained significant interest in neuroscience due to advances in implantable microelectrode arrays, capable of recording thousands of neurons simultaneously. High-density electrodes, combined with efficient and accurate spike sorting systems, are essential for various applications, including brain machine interfaces (BMIs), experimental neural prosthetics, real-time neurological disorder monitoring, and neuroscience research. However, given the resource constraints of modern applications, relying solely on algorithmic innovation is not enough. Instead, a co-optimization approach that combines hardware and spike sorting algorithms must be taken to develop neural recording systems suitable for resource-constrained environments, such as wearable devices and BMIs. This co-design requires careful consideration when selecting appropriate spike-sorting algorithms that match specific hardware and use cases. Approach. We investigated the recent literature on spike sorting, both in terms of hardware advancements and algorithms innovations. Moreover, we dedicated special attention to identifying suitable algorithm-hardware combinations, and their respective real-world applicabilities. Main results. In this review, we first examined the current progress in algorithms, and described the recent departure from the conventional '3-step' algorithms in favor of more advanced template matching or machine-learning-based techniques. Next, we explored innovative hardware options, including application-specific integrated circuits, field-programmable gate arrays, and in-memory computing devices (IMCs). Additionally, the challenges and future opportunities for spike sorting are discussed. Significance. This comprehensive review systematically summarizes the latest spike sorting techniques and demonstrates how they enable researchers to overcome traditional obstacles and unlock novel applications. Our goal is for this work to serve as a roadmap for future researchers seeking to identify the most appropriate spike sorting implementations for various experimental settings. By doing so, we aim to facilitate the advancement of this exciting field and promote the development of innovative solutions that drive progress in neural engineering research.
引用
收藏
页数:28
相关论文
共 50 条
  • [1] Comparison of Spike-Sorting Algorithms for Future Hardware Implementation
    Gibson, Sarah
    Judy, Jack W.
    Markovic, Dejan
    2008 30th Annual International Conference of the IEEE Engineering in Medicine and Biology Society, Vols 1-8, 2008, : 5015 - 5020
  • [2] Implementation of Sorting Algorithms in Reconfigurable Hardware
    Skliarova, Iouliia
    Sklyarov, Valery
    Mihhailov, Dmitri
    Sudnitson, Alexander
    2012 16TH IEEE MEDITERRANEAN ELECTROTECHNICAL CONFERENCE (MELECON), 2012, : 107 - 110
  • [3] Efficient Architecture for Spike Sorting in Reconfigurable Hardware
    Hwang, Wen-Jyi
    Lee, Wei-Hao
    Lin, Shiow-Jyu
    Lai, Sheng-Ying
    SENSORS, 2013, 13 (11): : 14860 - 14887
  • [4] Optimization of Recursive Sorting Algorithms for Implementation in Hardware
    Mihhailov, Dmitri
    Sklyarov, Valery
    Skliarova, Iouliia
    Sudnitson, Alexander
    2010 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2010, : 471 - 474
  • [5] Toward A Formalized Approach for Spike Sorting Algorithms and Hardware Evaluation
    Zhang, Tim
    Lammie, Corey
    Azghadi, Mostafa Rahimi
    Amirsoleimani, Amirali
    Ahmadi, Majid
    Genov, Roman
    2022 IEEE 65TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS 2022), 2022,
  • [6] A Feature Design Framework for Hardware Efficient Neural Spike Sorting
    Sokolic, Jure
    Zamani, Majid
    Demosthenous, Andreas
    Rodrigues, Miguel R. D.
    2015 37TH ANNUAL INTERNATIONAL CONFERENCE OF THE IEEE ENGINEERING IN MEDICINE AND BIOLOGY SOCIETY (EMBC), 2015, : 1516 - 1519
  • [7] Efficient Hardware Architecture for Template Matching-Based Spike Sorting
    Valencia, Daniel
    Alimohammad, Amirhossein
    IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2019, 13 (03) : 481 - 492
  • [8] An Efficient Hardware Circuit for Spike Sorting Based on Competitive Learning Networks
    Chen, Huan-Yuan
    Chen, Chih-Chang
    Hwang, Wen-Jyi
    SENSORS, 2017, 17 (10)
  • [9] Efficient implementation of cellular algorithms on reconfigurable hardware
    Corsonello, P
    Spezzano, G
    Staino, G
    Talia, D
    10TH EUROMICRO WORKSHOP ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, PROCEEDINGS, 2002, : 211 - 218
  • [10] Hardware implementation of SLAM algorithms: a survey on implementation approaches and platforms
    Eyvazpour, Reza
    Shoaran, Maryam
    Karimian, Ghader
    ARTIFICIAL INTELLIGENCE REVIEW, 2023, 56 (07) : 6187 - 6239