共 50 条
- [1] An improved process, metrology and methodology for shallow trench isolation etch 2004 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP: ADVANCING THE SCIENCE AND TECHNOLOGY OF SEMICONDUCTOR MANUFACTURING EXCELLENCE, 2004, : 93 - 97
- [3] Sphere defects prevention on Shallow Trench Isolation etch ISSM 2005: IEEE International Symposium on Semiconductor Manufacturing, Conference Proceedings, 2005, : 476 - 478
- [4] Etch chamber condition-based process control model for shallow trench isolation trench depth control 2005 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP: ADVANCING SEMICONDUCTOR MANUFACTURING EXCELLENCE, 2005, : 17 - 20
- [5] Misalignment Study by Etch Induced Silicon Damage in Single Crystal Etch process for Shallow Trench Isolation Structure SOLID STATE TOPICS (GENERAL) - 218TH ECS MEETING, 2011, 33 (31): : 53 - 58
- [6] In-situ shallow trench isolation etch with clean chemistry TWENTY THIRD IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, 1998, : 150 - 154
- [7] Study of photo resist - Free process for shallow trench isolation etch on advance VLSI technology 2002 SEMICONDUCTOR MANUFACTURING TECHNOLOGY WORKSHOP, 2002, : 153 - 156
- [8] Characterization and optimization of overlay target design for shallow trench isolation (STI) process METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XIII, PTS 1 AND 2, 1999, 3677 : 217 - 228
- [9] Study of shallow silicon trench etch process using planar inductively coupled plasmas JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A-VACUUM SURFACES AND FILMS, 1997, 15 (03): : 573 - 578
- [10] Chemical mechanical polishing defect reduction via a plasma etch in the 0.15 μm shallow trench isolation process JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2003, 21 (03): : 960 - 965