共 50 条
- [21] Flash EEPROM cells using shallow trench isolation SIXTH BIENNIAL IEEE INTERNATIONAL NONVOLATILE MEMORY TECHNOLOGY CONFERENCE, 1996, : 74 - 75
- [22] Highly repeatable dry etch corner rounding solution for 0.11 μm shallow trench isolation JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2022, 40 (05):
- [23] Design process interactions in shallow trench isolation chemical mechanical planarization for layout diversification and design optimization 2021 INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT), 2021,
- [24] Manufacturing optimization of shallow trench isolation for advanced CMOS logic technology 2001 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE, 2001, : 59 - 63
- [25] Bipolar process integration for a 0.25μm BiCMOS SRAM technology using shallow trench isolation PROCEEDINGS OF THE 1997 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 1997, : 76 - 79
- [26] Modelling and validation of contributions to stress in the Shallow Trench Isolation process sequence CMES-COMPUTER MODELING IN ENGINEERING & SCIENCES, 2000, 1 (01): : 65 - 83
- [27] A manufacturable shallow trench isolation process for 0.18μm and beyond-optimization, stress reduction and electrical performance ASMC 98 PROCEEDINGS - 1998 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP: THEME - SEMICONDUCTOR MANUFACTURING: MEETING THE CHALLENGES OF THE GLOBAL MARKETPLACE, 1998, : 413 - 418
- [29] Challenges in hardening technologies using shallow-trench isolation IEEE Trans Nucl Sci, 6 pt 1 (2584-2592):
- [30] Virtual Metrology for Prediction of Etch Depth in a Trench Etch Process 2013 24TH ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2013, : 326 - 331