Process optimization for shallow trench isolation etch using computational models

被引:5
|
作者
Huang, Shuo [1 ]
Panneerchelvam, Prem [2 ]
Huard, Chad M. [2 ]
Sridhar, Shyam [3 ]
Ventzek, Peter L. G. [3 ]
Smith, Mark D. [4 ]
机构
[1] KLA Corp, 1200 Woodridge Ave, Ann Arbor, MI 48105 USA
[2] KLA Corp, 8834 N Capital Texas HW,Suite 301, Austin, TX 78759 USA
[3] Tokyo Electron Amer Inc, 2400 Grove Blvd, Austin, TX 78741 USA
[4] KLA Corp, 1 Technol Dr, Milpitas, CA 95035 USA
来源
关键词
SILICON DIOXIDE; PLASMA; DEPOSITION; SIO2;
D O I
10.1116/6.0002838
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
The critical dimensions of advanced semiconductor manufacturing processes have decreased to a few tens of nanometers while the aspect ratios have increased beyond 100. The performance of plasma etch patterning processes as well as the cost and time of the development cycle are critical to the success of ramping a new technology node toward profitable high-volume manufacturing. In this paper, a computational patterning software, ProETCH (R), has been developed with rigorous physics and advanced algorithms for modeling the etch patterning process, with the featured capabilities in calibrating the reaction mechanisms and optimizing the etch process. A shallow trench isolation etch process using self-aligned double patterning was investigated. A reaction mechanism of silicon etch by Ar/Cl-2 plasma was developed to address the surface reactions, and a plasma hypermodel was introduced to correlate process operating conditions to plasma parameters at the wafer surface. The parameters of the reaction mechanism and the plasma hypermodel were calibrated with experimental data obtained from cross-sectional scanning electron microscope (XSEM) images. The calibrated model is used to identify the different fundamental pathways that contribute to the observed profile metrics in XSEMs. The model was then used for process development and optimization by solving the forward and inverse problems. In the forward problem, the model is used to predict the etching profile at different process conditions. Predictions for both interpolation conditions (process parameters within the range used for developing the model) and extrapolation conditions (process parameters outside of the range used for developing the model) agree well with the experimental data with the root mean square error less than 4 nm (1 nm resolution used for the mesh). In the inverse problem, the developed model is used to search for process conditions (e.g., values of bias power and pressure), which could result in desirable profiles. The solutions to the inverse problem demonstrate a degeneracy in process space of the etching process for a given target profile.
引用
收藏
页数:15
相关论文
共 50 条
  • [21] Flash EEPROM cells using shallow trench isolation
    Guillaumot, B
    SIXTH BIENNIAL IEEE INTERNATIONAL NONVOLATILE MEMORY TECHNOLOGY CONFERENCE, 1996, : 74 - 75
  • [22] Highly repeatable dry etch corner rounding solution for 0.11 μm shallow trench isolation
    Zhang, Wenwen
    Fang, Yongzhi
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2022, 40 (05):
  • [23] Design process interactions in shallow trench isolation chemical mechanical planarization for layout diversification and design optimization
    Guhl, Conrad
    Bott, Sascha
    Albayrak, I. Can
    Weitzmann, Anne
    Krause, Robert
    Kappel, Joscha
    Reinhold, Birgit
    Wu, Nan
    Zier, Michael
    Schuring, Andreas
    Ma, Hongwei
    Hueselitz, Rico
    Uhlig, Benjamin
    Wislicenus, Marcus
    2021 INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT), 2021,
  • [24] Manufacturing optimization of shallow trench isolation for advanced CMOS logic technology
    Speranza, T
    Wu, YT
    Fisch, E
    Slinkman, J
    Wong, J
    Beyer, K
    2001 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE, 2001, : 59 - 63
  • [25] Bipolar process integration for a 0.25μm BiCMOS SRAM technology using shallow trench isolation
    Tian, H
    Perera, A
    Subramanian, C
    Pham, D
    Damiano, J
    Scott, J
    McNelly, T
    Zaman, R
    Hayden, J
    PROCEEDINGS OF THE 1997 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 1997, : 76 - 79
  • [26] Modelling and validation of contributions to stress in the Shallow Trench Isolation process sequence
    Garikipati, K
    Rao, VS
    Hao, MY
    Ibok, E
    de Wolf, I
    Dutton, RW
    CMES-COMPUTER MODELING IN ENGINEERING & SCIENCES, 2000, 1 (01): : 65 - 83
  • [27] A manufacturable shallow trench isolation process for 0.18μm and beyond-optimization, stress reduction and electrical performance
    Nouri, F
    Laparra, O
    Sur, H
    Tai, GC
    Pramanik, D
    Manley, M
    ASMC 98 PROCEEDINGS - 1998 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP: THEME - SEMICONDUCTOR MANUFACTURING: MEETING THE CHALLENGES OF THE GLOBAL MARKETPLACE, 1998, : 413 - 418
  • [28] Challenges in hardening technologies using shallow-trench isolation
    Shaneyfelt, MR
    Dodd, PE
    Draper, BL
    Flores, RS
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1998, 45 (06) : 2584 - 2592
  • [29] Challenges in hardening technologies using shallow-trench isolation
    Sandia Natl Lab, Albuquerque, United States
    IEEE Trans Nucl Sci, 6 pt 1 (2584-2592):
  • [30] Virtual Metrology for Prediction of Etch Depth in a Trench Etch Process
    Roeder, Georg
    Schellenberger, Martin
    Pfitzner, Lothar
    Winzer, Sirko
    Jank, Stefan
    2013 24TH ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2013, : 326 - 331