共 50 条
- [21] LEVER. A logic extraction and verification program for MOS circuits Proceedings of the ISMM International Symposium Computer Applications in Design, Simulation and Analysis, 1991,
- [22] Testing First-Order Logic Axioms in Program Verification TEST AND PROOFS, PROCEEDINGS, 2010, 6143 : 22 - +
- [23] From Rewriting Logic, to Programming Language Semantics, to Program Verification LOGIC, REWRITING, AND CONCURRENCY, 2015, 9200 : 598 - 616
- [24] Matching Logic: A New Program Verification Approach (NIER Track) 2011 33RD INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING (ICSE), 2011, : 868 - 871
- [25] Syntax-driven Program Verification of Matching Logic Properties 2015 IEEE/ACM 3RD FME WORKSHOP ON FORMAL METHODS IN SOFTWARE ENGINEERING, 2015, : 68 - 74
- [27] HyPLC: Hybrid Programmable Logic Controller Program Translation for Verification ICCPS '19: PROCEEDINGS OF THE 2019 10TH ACM/IEEE INTERNATIONAL CONFERENCE ON CYBER-PHYSICAL SYSTEMS, 2019, : 47 - 56
- [28] Verification of Cooperative Vehicle Behavior using Temporal Logic IFAC PAPERSONLINE, 2019, 52 (08): : 99 - 104
- [29] Synchronizing Model and Program Refactoring FORMAL METHODS: FOUNDATIONS AND APPLICATIONS, 2011, 6527 : 96 - +
- [30] Java']Java program verification via a Hoare logic with abrupt termination FUNDAMENTAL APPROACHES TO SOFTWARE ENGINEERING, 2000, 1783 : 284 - 303