CAMP: a hierarchical cache architecture for multi-core mixed criticality processors

被引：0

作者：

Nair, Arun S. ^{[1
]}

Patil, Geeta ^{[2
]}

Agarwal, Archit ^{[1
]}

Pai, Aboli V. ^{[1
]}

Raveendran, Biju K. ^{[1
]}

Punnekkat, Sasikumar ^{[3
]}

机构：

[1] BITS Pilani KK Birla Goa Campus, NH 17B,Bypass Rd, Zuarinagar 403726, Goa, India

[2] BMS Inst Technol & Management, Bengaluru, Karnataka, India

[3] Malardalen Univ, Vasteras, Sweden

来源：

INTERNATIONAL JOURNAL OF PARALLEL EMERGENT AND DISTRIBUTED SYSTEMS | 2024年 / 39卷 / 03期

关键词：

Mixed-criticality systems; cache locking; cache partitioning; hierarchical cache architecture; cache coherence protocol; worst-case execution time (WCET);

D O I：

10.1080/17445760.2023.2293913

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

CAMP proposes a hierarchical cache subsystem for multi-core mixed criticality processors, focusing on ensuring worst-case execution time (WCET) predictability in automotive applications. It incorporates criticality-aware locked L1 and L2 caches, reconfigurable at mode change intervals, along with criticality-aware last level cache partitioning. Evaluation using CACOSIM, Moola Multicore simulator, and CACTI simulation tools confirms the suitability of CAMP for keeping high-criticality jobs within timing budgets. A practical case study involving an automotive wake-up controller using the sniper v7.2 architecture simulator further validates its usability in real-world mixed criticality applications. CAMP presents a promising cache architecture for optimized multi-core mixed criticality systems.<br /> [GRAPHICS]

引用

页码：317 / 352

页数：36

共 50 条

[41] Router Buffer Caching for Managing Shared Cache Blocks in Tiled Multi-Core Processors
Augustine, Joe
Raghavendra, K.
Jose, John
Mutyam, Madhu
2020 IEEE 38TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD 2020), 2020, : 239 - 246
[42] Availability Enhancement and Analysis for Mixed-Criticality Systems on Multi-core
Medina, Roberto
Borde, Etienne
Pautet, Laurent
PROCEEDINGS OF THE 2018 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2018, : 1271 - 1276
[43] Low-power L2 cache design for multi-core processors
Chung, C. -M.
Kim, J.
ELECTRONICS LETTERS, 2010, 46 (09) : 618 - U33
[44] Mixed Harmonic Runnable Scheduling for Automotive Software on Multi-Core Processors
Lee, Kyung-Jung
Kim, Jae-Woo
Chang, Hyuk-Jun
Ahn, Hyun-Sik
INTERNATIONAL JOURNAL OF AUTOMOTIVE TECHNOLOGY, 2018, 19 (02) : 323 - 330
[45] Mixed Harmonic Runnable Scheduling for Automotive Software on Multi-Core Processors
Kyung-Jung Lee
Jae-Woo Kim
Hyuk-Jun Chang
Hyun-Sik Ahn
International Journal of Automotive Technology, 2018, 19 : 323 - 330
[46] Criticality- and Requirement-aware Bus Arbitration for Multi-core Mixed Criticality Systems
Hassan, Mohamed
Patel, Hiren
2016 IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS), 2016,
[47] A Freespace Crossbar for Multi-core Processors
Victor, Michel N.
Silzars, Aris K.
Davidson, Edward S.
ICS'08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, 2008, : 56 - +
[48] Scheduling Multi-Periodic Mixed-Criticality DAGs on Multi-Core Architectures
Medina, Roberto
Borde, Etienne
Pautet, Laurent
2018 39TH IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS 2018), 2018, : 254 - 264
[49] Thermal modeling of multi-core processors
Xu, Guoping
2006 PROCEEDINGS 10TH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONICS SYSTEMS, VOLS 1 AND 2, 2006, : 96 - 100
[50] Power Consumption in Multi-core Processors
Balakrishnan, M.
CONTEMPORARY COMPUTING, 2012, 306 : 3 - 3

← 1 2 3 4 5 →