CAMP: a hierarchical cache architecture for multi-core mixed criticality processors

被引：0

作者：

Nair, Arun S. ^{[1
]}

Patil, Geeta ^{[2
]}

Agarwal, Archit ^{[1
]}

Pai, Aboli V. ^{[1
]}

Raveendran, Biju K. ^{[1
]}

Punnekkat, Sasikumar ^{[3
]}

机构：

[1] BITS Pilani KK Birla Goa Campus, NH 17B,Bypass Rd, Zuarinagar 403726, Goa, India

[2] BMS Inst Technol & Management, Bengaluru, Karnataka, India

[3] Malardalen Univ, Vasteras, Sweden

来源：

INTERNATIONAL JOURNAL OF PARALLEL EMERGENT AND DISTRIBUTED SYSTEMS | 2024年 / 39卷 / 03期

关键词：

Mixed-criticality systems; cache locking; cache partitioning; hierarchical cache architecture; cache coherence protocol; worst-case execution time (WCET);

D O I：

10.1080/17445760.2023.2293913

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

CAMP proposes a hierarchical cache subsystem for multi-core mixed criticality processors, focusing on ensuring worst-case execution time (WCET) predictability in automotive applications. It incorporates criticality-aware locked L1 and L2 caches, reconfigurable at mode change intervals, along with criticality-aware last level cache partitioning. Evaluation using CACOSIM, Moola Multicore simulator, and CACTI simulation tools confirms the suitability of CAMP for keeping high-criticality jobs within timing budgets. A practical case study involving an automotive wake-up controller using the sniper v7.2 architecture simulator further validates its usability in real-world mixed criticality applications. CAMP presents a promising cache architecture for optimized multi-core mixed criticality systems.<br /> [GRAPHICS]

引用

页码：317 / 352

页数：36

共 50 条

[31] L2-cache hierarchical organizations for multi-core architectures
Marino, Mario Donato
FRONTIERS OF HIGH PERFORMANCE COMPUTING AND NETWORKING - ISPA 2006 WORKSHOPS, PROCEEDINGS, 2006, 4331 : 74 - 83
[32] A Multi-core Context-Aware Management Architecture for Mixed-Criticality Smart Building Applications
Dimopoulos, A. C.
Bravos, G.
Dimitrakopoulos, G.
Nikolaidou, M.
Nikolopoulos, V.
Anagnostopoulos, D.
2016 11TH SYSTEMS OF SYSTEM ENGINEERING CONFERENCE (SOSE), IEEE, 2016,
[33] An architecture for exploiting multi-core processors to parallelize network intrusion prevention
Sommer, Robin
Paxson, Vern
Weaver, Nicholas
CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2009, 21 (10): : 1255 - 1279
[34] Processors Allocation for MPSoCs With Single ISA Heterogeneous Multi-Core Architecture
Chen, Yi-Jung
Chang, Wen-Wei
Liu, Chia-Yin
Wu, Cheng-En
Chen, Bo-Yuan
Tsai, Ming-Ying
IEEE ACCESS, 2017, 5 : 4028 - 4036
[35] An architecture for exploiting multi-core processors to parallelize network intrusion prevention
Paxson, Vern
Sommer, Robin
Weaver, Nicholas
2007 IEEE SARNOFF SYMPOSIUM, 2007, : 514 - +
[36] Shared Cache Based on Content Addressable Memory in a Multi-Core Architecture
Abumwais, Allam
Obaid, Mahmoud
CMC-COMPUTERS MATERIALS & CONTINUA, 2023, 74 (03): : 4951 - 4963
[37] Cache-Aware Virtual Machine Scheduling on Multi-Core Architecture
Hong, Cheol-Ho
Kim, Young-Pil
Yoo, Seehwan
Lee, Chi-Young
Yoo, Chuck
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2012, E95D (10): : 2377 - 2392
[38] A Heterogeneous Multi-Core SoC for Mixed Criticality Industrial Automation Systems
Salcic, Zoran
Nadeem, Muhammad
Park, Heejong
Teich, Juergen
2016 IEEE 21ST INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGIES AND FACTORY AUTOMATION (ETFA), 2016,
[39] Implementation of Partitioned Mixed-Criticality Scheduling on a Multi-Core Platform
Trub, Roman
Giannopoulou, Georgia
Tretter, Andreas
Thiele, Lothar
ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2017, 16
[40] Scope-aware data cache analysis for OpenMP programs on multi-core processors
Du, He
Zhang, Wei
Guan, Nan
Yi, Wang
JOURNAL OF SYSTEMS ARCHITECTURE, 2019, 98 : 443 - 452

← 1 2 3 4 5 →