COPPER: a combinatorial optimization problem solver with processing-in-memory architecture

被引:2
|
作者
Wang, Qiankun [1 ]
Li, Xingchen [2 ,3 ]
Wu, Bingzhe [4 ]
Yang, Ke [3 ]
Hu, Wei [5 ]
Sun, Guangyu [3 ,6 ,7 ]
Yang, Yuchao [3 ]
机构
[1] Peking Univ, Sch Software & Microelect, Beijing 100871, Peoples R China
[2] Peking Univ, Sch Comp Sci, Beijing 100871, Peoples R China
[3] Peking Univ, Sch Integrated Circuits, Beijing 100871, Peoples R China
[4] Tencent AI Lab, Shenzhen 518057, Peoples R China
[5] Fuzhou Univ, Coll Phys & Informat Engn, Fuzhou 350116, Peoples R China
[6] Beijing Adv Innovat Ctr Integrated Circuits, Beijing 100871, Peoples R China
[7] Beijing Acad Artificial Intelligence, Beijing 100080, Peoples R China
基金
中国国家自然科学基金;
关键词
Combinatorial optimization; Chaotic simulated annealing; Processing-in-memory; TP389; 1;
D O I
10.1631/FITEE.2200463
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The combinatorial optimization problem (COP), which aims to find the optimal solution in discrete space, is fundamental in various fields. Unfortunately, many COPs are NP-complete, and require much more time to solve as the problem scale increases. Troubled by this, researchers may prefer fast methods even if they are not exact, so approximation algorithms, heuristic algorithms, and machine learning have been proposed. Some works proposed chaotic simulated annealing (CSA) based on the Hopfield neural network and did a good job. However, CSA is not something that current general-purpose processors can handle easily, and there is no special hardware for it. To efficiently perform CSA, we propose a software and hardware co-design. In software, we quantize the weight and output using appropriate bit widths, and then modify the calculations that are not suitable for hardware implementation. In hardware, we design a specialized processing-in-memory hardware architecture named COPPER based on the memristor. COPPER is capable of efficiently running the modified quantized CSA algorithm and supporting the pipeline further acceleration. The results show that COPPER can perform CSA remarkably well in both speed and energy.
引用
收藏
页码:731 / 741
页数:11
相关论文
共 50 条
  • [41] PISA-DMA: Processing-in-Memory Instruction Set Architecture Using DMA
    Lee, Won Jun
    Kim, Chang Hyun
    Paik, Yoonah
    Kim, Seon Wook
    IEEE ACCESS, 2023, 11 : 8622 - 8632
  • [42] ReverSearch: Search-based energy-efficient Processing-in-Memory Architecture
    Li, Weihang
    Chang, Liang
    Fan, Jiajing
    Zhao, Xin
    Zhang, Hengtan
    Lin, Shuisheng
    Zhou, Jun
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 409 - 413
  • [43] Breaking the von Neumann bottleneck: architecture-level processing-in-memory technology
    Xingqi Zou
    Sheng Xu
    Xiaoming Chen
    Liang Yan
    Yinhe Han
    Science China Information Sciences, 2021, 64
  • [44] Accelerating Sparse Attention with a Reconfigurable Non-volatile Processing-In-Memory Architecture
    Zheng, Qilin
    Li, Shiyu
    Wang, Yitu
    Li, Ziru
    Chen, Yiran
    Li, Hai
    2023 60TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC, 2023,
  • [45] Breaking the von Neumann bottleneck:architecture-level processing-in-memory technology
    Xingqi ZOU
    Sheng XU
    Xiaoming CHEN
    Liang YAN
    Yinhe HAN
    Science China(Information Sciences), 2021, 64 (06) : 60 - 69
  • [46] Exploring the Processing-in-Memory design space
    Scrbak, Marko
    Islam, Mahzabeen
    Kavi, Krishna M.
    Ignatowski, Mike
    Jayasena, Nuwan
    JOURNAL OF SYSTEMS ARCHITECTURE, 2017, 75 : 59 - 67
  • [47] GP-SIMD Processing-in-Memory
    Morad, Amir
    Yavits, Leonid
    Ginosar, Ran
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2014, 11 (04)
  • [48] Reconfigurable Dataflow Graphs For Processing-In-Memory
    Shelor, Charles F.
    Kavi, Krishna M.
    ICDCN '19: PROCEEDINGS OF THE 2019 INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING AND NETWORKING, 2019, : 110 - 119
  • [49] Making Memristive Processing-in-Memory Reliable
    Leitersdorf, Orian
    Ronen, Ronny
    Kvatinsky, Shahar
    2021 28TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (IEEE ICECS 2021), 2021,
  • [50] On Error Correction for Nonvolatile Processing-In-Memory
    Cilasun, Husrev
    Resch, Salonik
    Chowdhury, Zamshed, I
    Zabihi, Masoud
    Lv, Yang
    Zink, Brandon
    Wang, Jian-Ping
    Sapatnekar, Sachin S.
    Karpuzcu, Ulya R.
    2024 ACM/IEEE 51ST ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, ISCA 2024, 2024, : 678 - 692