COPPER: a combinatorial optimization problem solver with processing-in-memory architecture

被引:2
|
作者
Wang, Qiankun [1 ]
Li, Xingchen [2 ,3 ]
Wu, Bingzhe [4 ]
Yang, Ke [3 ]
Hu, Wei [5 ]
Sun, Guangyu [3 ,6 ,7 ]
Yang, Yuchao [3 ]
机构
[1] Peking Univ, Sch Software & Microelect, Beijing 100871, Peoples R China
[2] Peking Univ, Sch Comp Sci, Beijing 100871, Peoples R China
[3] Peking Univ, Sch Integrated Circuits, Beijing 100871, Peoples R China
[4] Tencent AI Lab, Shenzhen 518057, Peoples R China
[5] Fuzhou Univ, Coll Phys & Informat Engn, Fuzhou 350116, Peoples R China
[6] Beijing Adv Innovat Ctr Integrated Circuits, Beijing 100871, Peoples R China
[7] Beijing Acad Artificial Intelligence, Beijing 100080, Peoples R China
基金
中国国家自然科学基金;
关键词
Combinatorial optimization; Chaotic simulated annealing; Processing-in-memory; TP389; 1;
D O I
10.1631/FITEE.2200463
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The combinatorial optimization problem (COP), which aims to find the optimal solution in discrete space, is fundamental in various fields. Unfortunately, many COPs are NP-complete, and require much more time to solve as the problem scale increases. Troubled by this, researchers may prefer fast methods even if they are not exact, so approximation algorithms, heuristic algorithms, and machine learning have been proposed. Some works proposed chaotic simulated annealing (CSA) based on the Hopfield neural network and did a good job. However, CSA is not something that current general-purpose processors can handle easily, and there is no special hardware for it. To efficiently perform CSA, we propose a software and hardware co-design. In software, we quantize the weight and output using appropriate bit widths, and then modify the calculations that are not suitable for hardware implementation. In hardware, we design a specialized processing-in-memory hardware architecture named COPPER based on the memristor. COPPER is capable of efficiently running the modified quantized CSA algorithm and supporting the pipeline further acceleration. The results show that COPPER can perform CSA remarkably well in both speed and energy.
引用
收藏
页码:731 / 741
页数:11
相关论文
共 50 条
  • [31] Breaking the von Neumann bottleneck: architecture-level processing-in-memory technology
    Zou, Xingqi
    Xu, Sheng
    Chen, Xiaoming
    Yan, Liang
    Han, Yinhe
    SCIENCE CHINA-INFORMATION SCIENCES, 2021, 64 (06)
  • [32] A Processing-in-Memory Architecture Programming Paradigm for Wireless Internet-of-Things Applications
    Yang, Xu
    Hou, Yumin
    He, Hu
    SENSORS, 2019, 19 (01)
  • [33] abstractPIM: Bridging the Gap Between Processing-In-Memory Technology and Instruction Set Architecture
    Eliahu, Adi
    Ben-Hur, Rotem
    Ronen, Ronny
    Kvatinsky, Shahar
    2020 IFIP/IEEE 28TH INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2020, : 28 - 33
  • [34] Real Processing-in-Memory with Memristive Memory Processing Unit (mMPU)
    Kvatinsky, Shahar
    2019 IEEE 30TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 2019), 2019, : 142 - 148
  • [35] Minimizing Communication Conflicts in Network-On-Chip Based Processing-In-Memory Architecture
    Sun, Hanbo
    Xie, Tongxin
    Zhu, Zhenhua
    Dai, Guohao
    Yang, Huazhong
    Wang, Yu
    2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,
  • [36] Sky-Sorter: A Processing-in-Memory Architecture for Large-Scale Sorting
    Zokaee, Farzaneh
    Chen, Fan
    Sun, Guangyu
    Jiang, Lei
    IEEE TRANSACTIONS ON COMPUTERS, 2023, 72 (02) : 480 - 493
  • [37] Accelerating Graph-Connected Component Computation With Emerging Processing-In-Memory Architecture
    Chen, Xuhang
    Wang, Xueyan
    Jia, Xiaotao
    Yang, Jianlei
    Qu, Gang
    Zhao, Weisheng
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (12) : 5333 - 5342
  • [38] RoPIM: A Processing-in-Memory Architecture for Accelerating Rotary Positional Embedding in Transformer Models
    Jeon, Yunhyeong
    Jang, Minwoo
    Lee, Hwanjun
    Jung, Yeji
    Jung, Jin
    Lee, Jonggeon
    So, Jinin
    Kim, Daehoon
    IEEE COMPUTER ARCHITECTURE LETTERS, 2025, 24 (01) : 41 - 44
  • [39] Gibbon: Efficient Co-Exploration of NN Model and Processing-In-Memory Architecture
    Sun, Hanbo
    Wang, Chenyu
    Zhu, Zhenhua
    Ning, Xuefei
    Dai, Guohao
    Yang, Huazhong
    Wang, Yu
    PROCEEDINGS OF THE 2022 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2022), 2022, : 867 - 872
  • [40] From processing-in-memory to processing-in-storage
    Kaplan R.
    Yavits L.
    Ginosar R.
    Supercomputing Frontiers and Innovations, 2017, 4 (03) : 99 - 116