LoNAS: Low-Cost Neural Architecture Search Using a Three-Stage Evolutionary Algorithm

被引:0
|
作者
Fang, Wei [1 ]
Zhu, Zhenhao [1 ,2 ]
Zhu, Shuwei [1 ]
Sun, Jun [1 ]
Wu, Xiaojun [1 ]
Lu, Zhichao
机构
[1] Jiangnan Univ, Wuxi, Peoples R China
[2] Sun Yat Sen Univ, Guangzhou, Peoples R China
基金
中国国家自然科学基金;
关键词
Costs; Graphics processing units; Computer architecture; Evolutionary computation; Manuals; Network architecture; Search problems;
D O I
10.1109/MCI.2023.3245799
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Neural architecture search (NAS) has been widely studied to design high-performance network architectures automatically. However, existing approaches require more search time and substantial resource consumption due to their intensive architecture evaluations. Moreover, recently developed NAS algorithms are noncompetitive when combining multiple competing and conflicting objectives, e.g., the test accuracy and the number of parameters. In this paper, a low-cost NAS (LoNAS) method is proposed to address these problems. First, a variable-architecture encoding strategy based on a novel Reg Block is designed to construct high accuracy network architectures with few parameters. Second, a training-free proxy based on the neural tangent kernel (NTK) is proposed to accelerate the search process efficiently. Finally, a three-stage evolutionary algorithm (EA) based on multiple-criteria environmental selection and a set of block-based mutation operators are designed to balance exploration and exploitation better. The experimental results show that LoNAS finds network architectures with competitive performance compared to the state-of-the-art architectures in test accuracy and the number of parameters. Moreover, LoNAS uses less search time and fewer computational resources, consuming only 0.02 GPU Days with one GPU on CIFAR-10 and CIFAR-100. Furthermore, the architectures found by LoNAS on CIFAR-10 and CIFAR-100 exhibit good transferability to ImageNet-16-120, with the test accuracy surpassing that of the state-of-the-art network architectures.
引用
收藏
页码:78 / 93
页数:16
相关论文
共 50 条
  • [11] EGNAS: Efficient Graph Neural Architecture Search Through Evolutionary Algorithm
    Jwa, Younkyung
    Ahn, Chang Wook
    Kim, Man-Je
    MATHEMATICS, 2024, 12 (23)
  • [12] An Automatic Credit Scoring Strategy (ACSS) using memetic evolutionary algorithm and neural architecture search
    Yang, Fan
    Qiao, Yanan
    Huang, Cheng
    Wang, Shan
    Wang, Xiao
    APPLIED SOFT COMPUTING, 2021, 113
  • [13] A Low-Cost Pipelined Architecture Based on a Hybrid Sorting Algorithm
    Chen, You-Rong
    Ho, Chien-Chia
    Chen, Wei-Ting
    Chen, Pei-Yin
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 71 (02) : 717 - 730
  • [14] Structural Identification using a Low-Cost Search Method
    Fonda, James W.
    Watkins, Steve E.
    2009 12TH INTERNATIONAL IEEE CONFERENCE ON INTELLIGENT TRANSPORTATION SYSTEMS (ITSC 2009), 2009, : 383 - +
  • [15] Quantum-Inspired Evolutionary Algorithm for Convolutional Neural Networks Architecture Search
    Ye, Weiliang
    Liu, Ruijiao
    Li, Yangyang
    Jiao, Licheng
    2020 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION (CEC), 2020,
  • [16] A new genetic algorithm based evolutionary neural architecture search for image classification
    Wen, Long
    Gao, Liang
    Li, Xinyu
    Li, Hui
    SWARM AND EVOLUTIONARY COMPUTATION, 2022, 75
  • [17] A new genetic algorithm based evolutionary neural architecture search for image classification
    Wen, Long
    Gao, Liang
    Li, Xinyu
    Li, Hui
    SWARM AND EVOLUTIONARY COMPUTATION, 2022, 75
  • [18] A Three-stage Scheme for Consumers' Partitioning Using Hierarchical Clustering Algorithm
    Nasiakou, Antonia
    Alamaniotis, Miltiadis
    Tsoukalas, Lefteri H.
    Karagiannis, Georgios
    2017 8TH INTERNATIONAL CONFERENCE ON INFORMATION, INTELLIGENCE, SYSTEMS & APPLICATIONS (IISA), 2017, : 370 - 375
  • [19] Fast Spiking Neural Network architecture for low-cost FPGA devices
    Iakymchuk, Taras
    Rosado, Alfredo
    Frances, Jose V.
    Bataller, Manuel
    2012 7TH INTERNATIONAL WORKSHOP ON RECONFIGURABLE AND COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2012,
  • [20] A Low-Cost and Fault-Tolerant Stochastic Architecture for the Bernsen Algorithm Using Bitstream Correlation
    Wang, Shaowei
    Xie, Guangjun
    Xu, Wenbing
    Zhang, Yongqiang
    Han, Jie
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2024, 33 (09)