A scheduling algorithm based on critical factors for heterogeneous multicore processors

被引:0
|
作者
Li, Chen [1 ]
Lin, Ziniu [1 ]
Tian, Lihua [1 ]
Zhang, Bin [1 ]
机构
[1] Xi An Jiao Tong Univ, Sch Software Engn, Xian, Peoples R China
来源
基金
中国国家自然科学基金;
关键词
heterogeneous multicore processors; machine learning; thread scheduling; PERFORMANCE; AWARE; HARDWARE;
D O I
10.1002/cpe.7969
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
As the development of chip manufacturing technology slows down, high-performance processors often have high energy consumption and high heat generation. Therefore, heterogeneous multi-core processors become more and more popular, and the heterogeneous multi-core processors is adopted to execute programs. At present, the general program consists of multiple threads. To reach goals of accelerating program execution and reducing energy consumption and heat generation of system, a suitable thread scheduling algorithm for heterogeneous multi-core processors is needed. In this article, a thread scheduling algorithm based on multiple critical scheduling factors is proposed. First, a prediction model of thread performance and energy consumption is used to predict the core sensitivity of threads. Then, critical threads are judged and accelerated by collecting the synchronization information between threads. Finally, the load balancing method based on the computing power of cores and the core sensitivity of threads is employed to perform system load balancing, which ensures the fairness of the scheduling. Several experiments are provided, and the results show that the proposed algorithm can obtain better performance of thread schedule.
引用
收藏
页数:18
相关论文
共 50 条
  • [41] Fair memory access scheduling algorithms for multicore processors
    El-Moursy, Ali A.
    El-Reedy, Walid
    Fahmy, Hossam A. H.
    INTERNATIONAL JOURNAL OF PARALLEL EMERGENT AND DISTRIBUTED SYSTEMS, 2015, 30 (04) : 286 - 308
  • [42] Parallelization of Gradient-based Edge Detection Algorithm on Multicore processors
    Atweh, Hanadi Kassem
    Hamandi, Lama
    Zekri, Ahmed
    Zantout, Rached
    2018 SIXTH INTERNATIONAL CONFERENCE ON DIGITAL INFORMATION, NETWORKING, AND WIRELESS COMMUNICATIONS (DINWC), 2018, : 59 - 64
  • [43] DyScale: A MapReduce Job Scheduler for Heterogeneous Multicore Processors
    Yan, Feng
    Cherkasova, Ludmila
    Zhang, Zhuoyao
    Smirni, Evgenia
    IEEE TRANSACTIONS ON CLOUD COMPUTING, 2017, 5 (02) : 317 - 330
  • [44] Network I/O acceleration in heterogeneous multicore processors
    Wun, Benjamin
    Crowley, Patrick
    14TH IEEE SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS, PROCEEDINGS, 2006, : 9 - +
  • [45] A cluster-based strategy for scheduling task on heterogeneous processors
    Boeres, C
    Viterbo, J
    Rebello, VEF
    16TH SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING, PROCEEDINGS, 2004, : 214 - 221
  • [46] Scheduling on power-heterogeneous processors
    Albers, Susanne
    Bampis, Evripidis
    Letsios, Dimitrios
    Lucarelli, Giorgio
    Stotz, Richard
    INFORMATION AND COMPUTATION, 2017, 257 : 22 - 33
  • [47] Task scheduling algorithms for heterogeneous processors
    Topcuoglu, H
    Hariri, S
    Wu, MY
    (HCW '99) - EIGHTH HETEROGENEOUS COMPUTING WORKSHOP, PROCEEDINGS, 1999, : 3 - 14
  • [48] Adaptive Task Allocation and Scheduling on NoC-based Multicore Platforms with Multitasking Processors
    Paul, Suraj
    Chatterjee, Navonil
    Ghosal, Prasun
    Diguet, Jean-Philippe
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2021, 20 (01)
  • [49] Scheduling on Heterogeneous Multi-core Processors Using Stable Matching Algorithm
    Zafar, Muhammad Rehman
    Asfand-e-Yar, Muhammad
    INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2016, 7 (06) : 506 - 509
  • [50] Energy-aware Task Scheduling for Near Real-time Periodic Tasks on Heterogeneous Multicore Processors
    Nakada, Takashi
    Yanagihashi, Hiroyuki
    Nakamura, Hiroshi
    Imai, Kunimaro
    Ueki, Hiroshi
    Tsuchiya, Takashi
    Hayashikoshi, Masanori
    2017 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2017, : 31 - 36