Offset-Via Anti-fuse by Cu BEOL Process in Advanced CMOS Technologies

被引：1

作者：

Yeh, Li-Yu ^{[1
]}

Lin, Chrong-Jung ^{[1
]}

King, Ya-Chin ^{[1
]}

机构：

[1] Natl Tsing Hua Univ, Inst Elect Engn, Microelect Lab, Hsinchu, Taiwan

来源：

2023 INTERNATIONAL VLSI SYMPOSIUM ON TECHNOLOGY, SYSTEMS AND APPLICATIONS, VLSI-TSA/VLSI-DAT | 2023年

关键词：

D O I：

10.1109/VLSI-TSA/VLSI-DAT57221.2023.10133946

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An offset-Via one-time programmable memory anti-fuse cell is proposed and implemented by FinFET CMOS logic process. By forming in thin dielectric layer in an offset-via structure, the cell can switch states under low programming current. Multilevel resistance states can be achieved by compliance current control. Excellent reliability and data stability of this new cell are also demonstrated.

引用

页数：2

共 50 条

[31] Reducing variation in advanced logic technologies: Approaches to process and design for manufacturability of nanoscale CMOS
Kuhn, Kelin J.
2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 471 - 474
[32] Addressing Cu/Low-k Dielectric TDDB-Reliability Challenges for Advanced CMOS Technologies
Chen, Fen
Shinosky, Mike
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (01) : 2 - 12
[33] EM performance upside of short BEOL interconnects in advanced process technologies: Electrical-Thermal Finite Element Simulations and Silicon Verifications
Kim, Jinseok
Jeong, Tae-Young
Jo, Yunhee
Tak, Kyuho
Lee, Miji
Windu, Sari
Choi, Hyunjun
Son, Chungil
Jo, Yunkyung
Kim, Minsung
Park, Jun-Kyun
Pae, Sangwoo
Park, Jongwoo
2014 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE / ADVANCED METALLIZATION CONFERENCE (IITC/AMC), 2014, : 227 - 229
[34] Timing-Aware Layer Assignment for Advanced Process Technologies Considering via Pillars
Liu, Genggeng
Zhang, Xinghai
Guo, Wenzhong
Huang, Xing
Liu, Wen-Hao
Chao, Kai-Yuan
Wang, Ting-Chi
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (06) : 1957 - 1970
[35] Benefits of XPS nanocharacterization for process development and industrial control of thin SiGe channel layers in advanced CMOS technologies
Fauquier, L.
Pelissier, B.
Jalabert, D.
Pierre, F.
Hartmann, J. M.
Roze, F.
Doloy, D.
Le Cunff, D.
Beitia, C.
Baron, T.
MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2017, 70 : 105 - 110
[36] The Critical Role of Dielectric Trench Etch in Enhancing Cu/low-k Dielectric Reliability for Advanced CMOS Technologies
Zhou, Jun-Qing
Hu, Min-Da
Zhang, Hai-Yang
Wang, Dong-Jiang
Wang, Xin-Peng
Zhang, Cheng-Long
Song, Xing-Hua
Chang, Shih-Mou
Lee, Kwok-Fung
CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2012 (CSTIC 2012), 2012, 44 (01): : 357 - 361
[37] RF/High-Speed I/O ESD Protection: Co-optimizing Strategy Between BEOL Capacitance and HBM Immunity in Advanced CMOS Process
Son, Dokyun
Park, Jaeyeol
Shin, Hyungcheol
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (07) : 2778 - 2784
[38] The Demonstration of Low-cost and Logic Process Fully-Compatible OTP Memory on Advanced HKMG CMOS with a Newly found Dielectric Fuse Breakdown
Hsieh, E. R.
Huang, Z. H.
Chung, Steve S.
Ke, J. C.
Yang, C. W.
Tsai, C. T.
Yew, T. R.
2015 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2015,
[39] A 5-V-Program 1-V-Sense Anti-Fuse Technology Featuring On-Demand Sense and Integrated Power Delivery in a 22-nm Ultra Low Power FinFET Process
Kulkarni S.H.
Ikram U.
Bhatt K.
Chao Y.-L.
Chang Y.-F.
Jenkins I.
Murari V.
Thambithurai D.
Hasan M.
Li J.
Paulson L.R.
Sell B.
Bhattacharya U.
Zhang Y.
IEEE Solid-State Circuits Letters, 2021, 4 : 2 - 5
[40] Early Failure of Short-Lead Metal Line and Its EM Characterization with Wheatstone Bridge Test Structure in Advanced Cu/ULK BEOL process
Jeong, Tae-Young
Windu, Sari
Baek, Dong-Cheon
Kim, Jinseok
Tak, Kyuho
Lee, Miji
Choi, Hyuniun
Pae, Sangwoo
Park, Jongwoo
PROCEEDINGS OF THE 2013 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2013,

← 1 2 3 4 5 →