DaeMon: Architectural Support for Efficient Data Movement in Fully Disaggregated Systems

被引:9
|
作者
Giannoula, Christina [1 ,2 ]
Huang, Kailong [1 ]
Tang, Jonathan [1 ]
Koziris, Nectarios [2 ]
Goumas, Georgios [2 ]
Chishti, Zeshan [3 ]
Vijaykumar, Nandita [1 ]
机构
[1] Univ Toronto, Toronto, ON, Canada
[2] Natl Tech Univ Athens, Athens, Greece
[3] Intel Corp, Mountain View, CA USA
关键词
data movement; data access; memory access; hardware support; hardware mechanism; high performance; memory systems; memory disaggregation; resource disaggregation; disaggregated systems; workload characterization; benchmarking; performance characterization;
D O I
10.1145/3579445
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Resource disaggregation offers a cost effective solution to resource scaling, utilization, and failure-handling in data centers by physically separating hardware devices in a server. Servers are architected as pools of processor, memory, and storage devices, organized as independent failure-isolated components interconnected by a high-bandwidth network. A critical challenge, however, is the high performance penalty of accessing data from a remote memory module over the network. Addressing this challenge is difficult as disaggregated systems have high runtime variability in network latencies/bandwidth, and page migration can significantly delay critical path cache line accesses in other pages. This paper conducts a characterization analysis on different data movement strategies in fully disaggregated systems, evaluates their performance overheads in a variety of workloads, and introduces DaeMon, the first software-transparent mechanism to significantly alleviate data movement overheads in fully disaggregated systems. First, to enable scalability to multiple hardware components in the system, we enhance each compute and memory unit with specialized engines that transparently handle data migrations. Second, to achieve high performance and provide robustness across various network, architecture and application characteristics, we implement a synergistic approach of bandwidth partitioning, link compression, decoupled data movement of multiple granularities, and adaptive granularity selection in data movements. We evaluate DaeMon in a wide variety of workloads at different network and architecture configurations using a state-of-the-art simulator. DaeMon improves system performance and data access costs by 2.39x and 3.06x, respectively, over the widely-adopted approach of moving data at page granularity.
引用
收藏
页数:35
相关论文
共 50 条
  • [31] XPC: Architectural Support for Secure and Efficient Cross Process Call
    Du, Dong
    Hua, Zhichao
    Xia, Yubin
    Zang, Binyu
    Chen, Haibo
    PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), 2019, : 671 - 684
  • [32] Colorama: Architectural support for data-centric synchronization
    Ceze, Luis
    Montesinos, Pablo
    von Praun, Christoph
    Torrellas, Josep
    THIRTEENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2007, : 133 - +
  • [33] Architectural Support for Lease-Regulated Secret Data
    Ren, Lanfang
    Bai, Hongtao
    Liu, Fei
    PROCEEDINGS OF THE 1ST INTERNATIONAL WORKSHOP ON CLOUD COMPUTING AND INFORMATION SECURITY (CCIS 2013), 2013, 52 : 36 - 39
  • [34] Architectural support for multilanguage parallel programming on heterogeneous systems
    Bisiani, Roberto
    Forin, Alessandro
    ACM SIGPLAN Notices, 1987, 22 (10): : 21 - 30
  • [35] Hardware Architectural Support for Control Systems and Sensor Processing
    Vyas, Sudhanshu
    Gupte, Adwait
    Gill, Christopher D.
    Cytron, Ron K.
    Zambreno, Joseph
    Jones, Phillip H.
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2013, 13 (02)
  • [36] Architectural support for multilanguage parallel programming on heterogeneous systems
    Bisiani, Roberto
    Forin, Alessandro
    1600, Association for Computing Machinery (21):
  • [37] Architectural support for uniprocessor and multiprocessor active memory systems
    Kim, D
    Chaudhuri, M
    Heinrich, M
    Speight, E
    IEEE TRANSACTIONS ON COMPUTERS, 2004, 53 (03) : 288 - 307
  • [38] Energy-efficient multiprocessor systems-on-chip for embedded computing: Exploring programming models and their architectural support
    Poletti, Francesco
    Poggiali, Antonio
    Bertozzi, Davide
    Benini, Luca
    Marchal, Pol
    Loghi, Mirko
    Poncino, Massimo
    IEEE TRANSACTIONS ON COMPUTERS, 2007, 56 (05) : 606 - 621
  • [39] AN ARCHITECTURAL COMPARISON OF DATA-FLOW SYSTEMS
    SRINI, VP
    COMPUTER, 1986, 19 (03) : 68 - 88
  • [40] An architectural style for data-driven systems
    Mahjourian, Reza
    HIGH CONFIDENCE SOFTWARE REUSE IN LARGE SYSTEMS, PROCEEDINGS, 2008, 5030 : 14 - 25