Design of high-speed data transfer turbo code for body channel communication transceivers

被引:1
|
作者
Vijayalakshmi, Sankaran [1 ]
Paramasivam, Alagumariappan [2 ]
Sakthivel, Sankaran [3 ]
Kudiyarasan, Swamynathan [4 ]
Sankaran, Esakky [5 ]
Nagarajan, Velmurugan [6 ]
机构
[1] Vel Tech Rangarajan Dr Sagunthala R&D Inst Sci & T, Dept Elect & Commun Engn, Chennai, India
[2] Vel Tech Rangarajan Dr Sagunthala R&D Inst Sci & T, Dept Biomed Engn, Chennai, India
[3] SRM Inst Sci & Technol, Dept Biomed Engn, Ramapuram Campus, Chennai, India
[4] Bharatiya Nabhikiya Vidyut Nigam Ltd, Dept Elect Engn, Dept Atom Energy, Chennai, India
[5] GRT Inst Engn & Technol, Dept Elect & Elect Engn, Tiruttani, India
[6] Adhiparasakthi Engn Coll, Dept Elect & Commun Engn, Melmaruvathur, India
关键词
body channel communication; encoding scheme; error correction; modulation; transceivers; DECODER; OFDM; PERFORMANCE;
D O I
10.1002/dac.5447
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this work, a digital differential transmitter based on low-power wireless compensation transceiver for body channel communication (BCC) is proposed. Further, the proposed transceiver is composed of Touch Status Detection Unit (TSDU), Wireless Status Compensation Unit (WSCU), and a reconfigurable preamplifier. Initially, the human body channel environment for wireless communication is investigated based on properties from 1 to 100 MHz. Further, the turbo code-based encoding scheme is used to encode the data before transferring the data on the transmitter side. Also, the proposed error-correcting parallel turbo decoder using a modified step-by-step algorithm is presented. The turbo code-based decoding scheme is used to recover the error-free transmitted data at the receiver side. Results demonstrate that the proposed BCC transceiver is designed using 90 nm CMOS technology and it is observed that the proposed BCC transceiver has utilized an area of 600mm(2). Also, the maximum data rate achieved by a proposed BCC transceiver was 100 Mbps, and the overall transceiver power consumption is 0.42 mW, and energy for communication is 0.02 nj/b.
引用
收藏
页数:11
相关论文
共 50 条
  • [1] High-speed serial transceivers for data communication systems
    Khoury, LM
    Lakshmikumar, KR
    IEEE COMMUNICATIONS MAGAZINE, 2001, 39 (07) : 160 - 165
  • [2] Silicon Photonics Transceivers for high-speed data communication
    Masini, G.
    Denton, S.
    Sahni, S.
    Mekis, A.
    Pinguet, T.
    Balardeta, J.
    De Dobbelaere, P.
    Dahl, A.
    Weber, B.
    Chase, B.
    Welch, B.
    Foltz, D.
    McGee, G.
    Wong, G.
    Armijo, G.
    Vastola, G.
    Hocson, G.
    Khauv, K.
    Dotson, J.
    Schramm, J.
    Hon, K.
    Robertson, K.
    Stechschulte, K.
    Yokoyama, K.
    Planchon, L.
    Tullgren, L.
    Peterson, M.
    Eker, M.
    Mack, M.
    Musciano, M.
    Milton, P.
    Sun, P.
    Zhou, R.
    Bruck, R.
    Fathpour, S.
    Wang, S.
    Yu, S.
    Pang, S.
    Tran, S.
    Gloeckner, S.
    Jackson, S.
    Putman, W.
    Li, W.
    De Koninck, Y.
    Liang, Y.
    Chi, Y.
    2017 CONFERENCE ON LASERS AND ELECTRO-OPTICS PACIFIC RIM (CLEO-PR), 2017,
  • [3] Design of High-Speed Wireline Transceivers
    Lee, Jri
    2011 IEEE INTERNATIONAL SOC CONFERENCE (SOCC), 2011, : 353 - 353
  • [4] High-Speed Communication with Confidentiality by Compactification of Design Data
    Shoji, Shuji
    Koyama, Akio
    PROCEEDINGS 2015 18TH INTERNATIONAL CONFERENCE ON NETWORK-BASED INFORMATION SYSTEMS (NBIS 2015), 2015, : 124 - 131
  • [5] An optimal channel coding scheme for high-speed data communication
    N, Radha
    M, Maheswari
    Integration, 2024, 94
  • [6] CHANNEL EQUALIZATION FOR VERY HIGH-SPEED DIGITAL DATA COMMUNICATION
    SISTANIZADEH, K
    JONES, DC
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1992, 39 (02): : 116 - 119
  • [7] An efficient high-speed block turbo code decoding algorithm and hardware architecture design
    Yoo, K
    Shin, H
    Jung, Y
    Lee, J
    Kim, A
    SIPS 2003: IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2003, : 41 - 44
  • [8] Design of a DSP-based high-speed turbo code decoder for WCDMA applications
    Wu, Y
    Zhou, SD
    Yao, Y
    2000 INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY PROCEEDINGS, VOLS. I & II, 2000, : 308 - 311
  • [9] An optimal channel coding scheme for high-speed data communication
    Radha, N.
    Maheswari, M.
    INTEGRATION-THE VLSI JOURNAL, 2024, 94
  • [10] Design of a high-speed asynchronous turbo decoder
    Golani, Pankaj
    Dimou, Georgios D.
    Prakash, Mallika
    Beerel, Peter A.
    ASYNC 2007: 13TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, 2007, : 49 - +