An optimal channel coding scheme for high-speed data communication

被引:0
|
作者
Radha, N. [1 ]
Maheswari, M. [1 ]
机构
[1] K Ramakrishnan Coll Engn, Dept Elect & Commun Engn, Trichy, India
关键词
Wireless communication; Data communication; Error detection and correction code; Bit error rate; etc; DECODING ALGORITHMS; LDPC DECODER; CROSSTALK AVOIDANCE; EFFICIENT; ENCODER; DESIGN; CODES;
D O I
10.1016/j.vlsi.2023.102107
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a novel channel-coding scheme called Binary to Gray Code Conversion based Error Detection and Correction (BGCC-EDAC) code to correct the maximum number of errors that occur at the receiving end during wireless transmission. The proposed method adds the parity bit using Binary to Gray Code Conversion (BGCC). The decoding algorithm proposed in this paper will not perform the regular Gray-to-Binary code conversion. Instead, a novel decoding algorithm is proposed to detect and correct most of the errors in the message bits. It will require retransmission only if any parity error occurs. The efficiency of the proposed channel code stems from its redundant bit calculation and decoding algorithm. The simulation results using Cadence 90 nm technology show that the proposed BGCC-EDAC code consumes low power, less area, and less propagation delay. Simulation analysis using MATLAB reveals that the proposed BGCC-EDAC outperforms the existing errorcorrecting codes in terms of BER performance. This makes the proposed BGCC-EDAC code, with a shorter code word length, highly suitable for high-speed, reliable data communications.
引用
收藏
页数:13
相关论文
共 50 条
  • [1] An optimal channel coding scheme for high-speed data communication
    N, Radha
    M, Maheswari
    Integration, 2024, 94
  • [2] CHANNEL EQUALIZATION FOR VERY HIGH-SPEED DIGITAL DATA COMMUNICATION
    SISTANIZADEH, K
    JONES, DC
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1992, 39 (02): : 116 - 119
  • [3] On Concatenated Coding Scheme for High-Speed Ethernet
    Tang, Nianqi
    Han, Yunghsiang S.
    Ren, Hao
    2023 25TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY, ICACT, 2023, : 288 - 291
  • [4] TRANSMISSION STRATEGY AND OPTIMAL BLOCK SIZE IN HIGH-SPEED DATA COMMUNICATION
    ZACHAROV, B
    PROCEEDINGS OF THE INSTITUTION OF ELECTRICAL ENGINEERS-LONDON, 1973, 120 (08): : 846 - 851
  • [5] Error control scheme for high-quality, high-speed data communication by PHS
    Matsuki, Hideo
    Oono, Tomoyoshi
    Takanashi, Hitoshi
    Tanaka, Toshiaki
    NTT R and D, 1996, 45 (11): : 1079 - 1088
  • [6] HIGH-SPEED PRINTER FOR DATA COMMUNICATION
    ASANO, K
    MUKAI, K
    TANAKA, Y
    JAPAN TELECOMMUNICATIONS REVIEW, 1973, 15 (03): : 199 - 203
  • [7] A FPGA-based Communication Scheme of Classical Channel in High-speed QKD system
    Li, Qiong
    Ma, Siyou
    Mao, Haokun
    Meng, Lin
    2014 TENTH INTERNATIONAL CONFERENCE ON INTELLIGENT INFORMATION HIDING AND MULTIMEDIA SIGNAL PROCESSING (IIH-MSP 2014), 2014, : 227 - 230
  • [8] BISON-NET A CAMAC HIGH-SPEED BLOCK DATA COMMUNICATION CHANNEL
    BRENNER, AE
    CURTIS, DB
    DROEGE, TF
    DUNNE, RA
    MARTIN, RG
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1976, 23 (01) : 442 - 447
  • [9] Self-Termination Scheme for High-Speed Chip-to-Chip Data Communication
    Rao P, Vijaya Sankara
    Mandal, Pradip
    ISSCS 2009: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS,, 2009, : 249 - 252
  • [10] Channel Sounding for High-Speed Railway Communication Systems
    Zhou, Tao
    Tao, Cheng
    Salous, Sana
    Liu, Liu
    Tan, Zhenhui
    IEEE COMMUNICATIONS MAGAZINE, 2015, 53 (10) : 70 - 77