共 50 条
- [2] CHANNEL EQUALIZATION FOR VERY HIGH-SPEED DIGITAL DATA COMMUNICATION IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1992, 39 (02): : 116 - 119
- [3] On Concatenated Coding Scheme for High-Speed Ethernet 2023 25TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY, ICACT, 2023, : 288 - 291
- [4] TRANSMISSION STRATEGY AND OPTIMAL BLOCK SIZE IN HIGH-SPEED DATA COMMUNICATION PROCEEDINGS OF THE INSTITUTION OF ELECTRICAL ENGINEERS-LONDON, 1973, 120 (08): : 846 - 851
- [5] Error control scheme for high-quality, high-speed data communication by PHS NTT R and D, 1996, 45 (11): : 1079 - 1088
- [6] HIGH-SPEED PRINTER FOR DATA COMMUNICATION JAPAN TELECOMMUNICATIONS REVIEW, 1973, 15 (03): : 199 - 203
- [7] A FPGA-based Communication Scheme of Classical Channel in High-speed QKD system 2014 TENTH INTERNATIONAL CONFERENCE ON INTELLIGENT INFORMATION HIDING AND MULTIMEDIA SIGNAL PROCESSING (IIH-MSP 2014), 2014, : 227 - 230
- [9] Self-Termination Scheme for High-Speed Chip-to-Chip Data Communication ISSCS 2009: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS,, 2009, : 249 - 252