Channel Modeling and Quantization Design for 3D NAND Flash Memory

被引:1
|
作者
Wang, Cheng [1 ]
Mei, Zhen [1 ,2 ]
Li, Jun [1 ]
Shu, Feng [3 ]
He, Xuan [4 ]
Kong, Lingjun [5 ]
机构
[1] Nanjing Univ Sci & Technol, Sch Elect & Opt Engn, Nanjing 210094, Peoples R China
[2] Southeast Univ, Natl Mobile Commun Res Lab, Nanjing 210096, Peoples R China
[3] Hainan Univ, Sch Informat & Commun Engn, Haikou 570228, Peoples R China
[4] Southwest Jiaotong Univ, Sch Informat Sci & Technol, Chengdu 611756, Peoples R China
[5] Jinling Inst Technol, Nanjing 211169, Peoples R China
基金
中国国家自然科学基金;
关键词
3D flash memory; information theory; channel modeling; read-voltage thresholds; quantization; LDPC codes; READ; INTERFERENCE; RECOVERY; VOLTAGE;
D O I
10.3390/e25070965
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
As the technology scales down, two-dimensional (2D) NAND flash memory has reached its bottleneck. Three-dimensional (3D) NAND flash memory was proposed to further increase the storage capacity by vertically stacking multiple layers. However, the new architecture of 3D flash memory leads to new sources of errors, which severely affects the reliability of the system. In this paper, for the first time, we derive the channel probability density function of 3D NAND flash memory by taking major sources of errors. Based on the derived channel probability density function, the mutual information (MI) for 3D flash memory with multiple layers is derived and used as a metric to design the quantization. Specifically, we propose a dynamic programming algorithm to jointly optimize read-voltage thresholds for all layers by maximizing the MI (MMI). To further reduce the complexity, we develop an MI derivative (MID)-based method to obtain read-voltage thresholds for hard-decision decoding (HDD) of error correction codes (ECCs). Simulation results show that the performance with jointly optimized read-voltage thresholds can closely approach that with read-voltage thresholds optimized for each layer, with much less read latency. Moreover, the MID-based MMI quantizer almost achieves the optimal performance for HDD of ECCs.
引用
收藏
页数:17
相关论文
共 50 条
  • [41] A polynomial based valley search algorithm for 3D NAND flash memory
    Li, Runze
    Tian, Ye
    Du, Zhichao
    Wang, Yu
    Wang, Qi
    Huo, Zongliang
    IEICE ELECTRONICS EXPRESS, 2022, 19 (06)
  • [42] Characterization of Inter-Cell Interference in 3D NAND Flash Memory
    Park, Suk Kwang
    Moon, Jaekyun
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (03) : 1183 - 1192
  • [43] Layer-to-Layer Endurance Variation of 3D NAND Flash Memory
    Raquibuzzaman, Md
    Hasan, Md Mehedi
    Milenkovic, Aleksandar
    Ray, Biswajit
    2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2022,
  • [44] Characterization and Analysis of Bit Errors in 3D TLC NAND Flash Memory
    Papandreou, Nikolaos
    Pozidis, Haralampos
    Parnell, Thomas
    Ioannou, Nikolas
    Pletka, Roman
    Tomic, Sasa
    Breen, Patrick
    Tressler, Gary
    Fry, Aaron
    Fisher, Timothy
    2019 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2019,
  • [45] A Behavioral Compact Model for Static Characteristics of 3D NAND Flash Memory
    Sahay, Shubham
    Strukov, Dmitri
    IEEE ELECTRON DEVICE LETTERS, 2019, 40 (04) : 558 - 561
  • [46] 3D NAND Flash Status and Trends
    Heineck, Lars
    Liu, Jin
    2022 14TH IEEE INTERNATIONAL MEMORY WORKSHOP (IMW 2022), 2022, : 1 - 4
  • [47] 3D stacked NAND flash memories
    Micheloni, Rino
    Crippa, Luca
    3D Flash Memories, 2016, : 63 - 83
  • [48] Analysis and Modeling of Program Disturbance by Hot Carrier Injection in 3D NAND Flash Memory Using TCAD
    Lee, Yongmin
    Kim, Sungbak
    Shin, Hyungcheol
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2019, 19 (06) : 571 - 576
  • [49] Modeling of program Vth distribution for 3-D TLC NAND flash memory
    Kunliang Wang
    Gang Du
    Zhiyuan Lun
    Wangyong Chen
    Xiaoyan Liu
    Science China Information Sciences, 2019, 62
  • [50] Modeling of Trap Generation in 3-D NAND Charge Trap Flash Memory
    Kumar, Anuj
    Tiwari, Ravi
    Rai, Himanshu
    Saikia, Rashmi
    Bisht, Arnav Shaurva
    Mahapatra, Souvik
    2024 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, SISPAD 2024, 2024,