Channel Modeling and Quantization Design for 3D NAND Flash Memory

被引:1
|
作者
Wang, Cheng [1 ]
Mei, Zhen [1 ,2 ]
Li, Jun [1 ]
Shu, Feng [3 ]
He, Xuan [4 ]
Kong, Lingjun [5 ]
机构
[1] Nanjing Univ Sci & Technol, Sch Elect & Opt Engn, Nanjing 210094, Peoples R China
[2] Southeast Univ, Natl Mobile Commun Res Lab, Nanjing 210096, Peoples R China
[3] Hainan Univ, Sch Informat & Commun Engn, Haikou 570228, Peoples R China
[4] Southwest Jiaotong Univ, Sch Informat Sci & Technol, Chengdu 611756, Peoples R China
[5] Jinling Inst Technol, Nanjing 211169, Peoples R China
基金
中国国家自然科学基金;
关键词
3D flash memory; information theory; channel modeling; read-voltage thresholds; quantization; LDPC codes; READ; INTERFERENCE; RECOVERY; VOLTAGE;
D O I
10.3390/e25070965
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
As the technology scales down, two-dimensional (2D) NAND flash memory has reached its bottleneck. Three-dimensional (3D) NAND flash memory was proposed to further increase the storage capacity by vertically stacking multiple layers. However, the new architecture of 3D flash memory leads to new sources of errors, which severely affects the reliability of the system. In this paper, for the first time, we derive the channel probability density function of 3D NAND flash memory by taking major sources of errors. Based on the derived channel probability density function, the mutual information (MI) for 3D flash memory with multiple layers is derived and used as a metric to design the quantization. Specifically, we propose a dynamic programming algorithm to jointly optimize read-voltage thresholds for all layers by maximizing the MI (MMI). To further reduce the complexity, we develop an MI derivative (MID)-based method to obtain read-voltage thresholds for hard-decision decoding (HDD) of error correction codes (ECCs). Simulation results show that the performance with jointly optimized read-voltage thresholds can closely approach that with read-voltage thresholds optimized for each layer, with much less read latency. Moreover, the MID-based MMI quantizer almost achieves the optimal performance for HDD of ECCs.
引用
收藏
页数:17
相关论文
共 50 条
  • [21] Analysis of HBM Failure in 3D NAND Flash Memory
    Song, Biruo
    Li, Zhiguo
    Wang, Xin
    Fu, Xiang
    Liu, Fei
    Jin, Lei
    Huo, Zongliang
    ELECTRONICS, 2022, 11 (06)
  • [22] Dependence of Grain Size on the Performance of a Polysilicon Channel TFT for 3D NAND Flash Memory
    Kim, Seung-Yoon
    Park, Jong Kyung
    Hwang, Wan Sik
    Lee, Seung-Jun
    Lee, Ki-Hong
    Pyi, Seung Ho
    Cho, Byung Jin
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2016, 16 (05) : 5044 - 5048
  • [23] Study on cell shape in 3D NAND flash memory
    Feng, Wei
    Deng, Ning
    PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2015, : 387 - 390
  • [24] Analysis of Channel Potential Recovery According to the Back Pattern in 3D NAND Flash Memory
    Ryu, Gyunseok
    Kim, Hyunju
    Lee, Jihwan
    Kang, Myounggon
    APPLIED SCIENCES-BASEL, 2023, 13 (06):
  • [25] Modeling and Optimization of Advanced 3D NAND Memory
    Saremi, Mehdi
    Pal, Ashish
    Jiang, Liu
    Bazizi, El Mehdi
    Lee, Helen
    Lin, Xi-Wei
    Alexander, Blessy
    Ayyagari-Sangamalli, Buvna
    2020 DEVICE RESEARCH CONFERENCE (DRC), 2020,
  • [26] Architectural Design of 3D NAND Flash based Compute-in-Memory for Inference Engine
    Shim, Wonbo
    Jiang, Hongwu
    Peng, Xiaochen
    Yu, Shimeng
    PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, MEMSYS 2020, 2020, : 77 - 85
  • [27] Characteristics of Junctionless Charge Trap Flash Memory for 3D Stacked NAND Flash
    Oh, Jinho
    Na, Heedo
    Park, Sunghoon
    Sohn, Hyunchul
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2013, 13 (09) : 6413 - 6415
  • [28] A Review of Cell Operation Algorithm for 3D NAND Flash Memory
    Park, Jong Kyung
    Kim, Sarah Eunkyung
    APPLIED SCIENCES-BASEL, 2022, 12 (21):
  • [29] 3D NAND flash memory with laterally-recessed channel (LRC) and connection gate architecture
    Yun, Jang-Gn
    Lee, Jong Duk
    Park, Byung-Gook
    SOLID-STATE ELECTRONICS, 2011, 55 (01) : 37 - 43
  • [30] Material engineering to enhance reliability in 3D NAND flash memory
    Kim, Ki Han
    Kim, Namju
    Kim, Yeong Kwon
    Kim, Hee Seung
    Oh, Han Byeol
    Kim, Chae Eun
    Shin, Hyeun Woo
    Kim, Myeong Gi
    Choi, Won Jun
    Jang, Byung Chul
    DEVICE, 2025, 3 (02):