Channel Modeling and Quantization Design for 3D NAND Flash Memory

被引:1
|
作者
Wang, Cheng [1 ]
Mei, Zhen [1 ,2 ]
Li, Jun [1 ]
Shu, Feng [3 ]
He, Xuan [4 ]
Kong, Lingjun [5 ]
机构
[1] Nanjing Univ Sci & Technol, Sch Elect & Opt Engn, Nanjing 210094, Peoples R China
[2] Southeast Univ, Natl Mobile Commun Res Lab, Nanjing 210096, Peoples R China
[3] Hainan Univ, Sch Informat & Commun Engn, Haikou 570228, Peoples R China
[4] Southwest Jiaotong Univ, Sch Informat Sci & Technol, Chengdu 611756, Peoples R China
[5] Jinling Inst Technol, Nanjing 211169, Peoples R China
基金
中国国家自然科学基金;
关键词
3D flash memory; information theory; channel modeling; read-voltage thresholds; quantization; LDPC codes; READ; INTERFERENCE; RECOVERY; VOLTAGE;
D O I
10.3390/e25070965
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
As the technology scales down, two-dimensional (2D) NAND flash memory has reached its bottleneck. Three-dimensional (3D) NAND flash memory was proposed to further increase the storage capacity by vertically stacking multiple layers. However, the new architecture of 3D flash memory leads to new sources of errors, which severely affects the reliability of the system. In this paper, for the first time, we derive the channel probability density function of 3D NAND flash memory by taking major sources of errors. Based on the derived channel probability density function, the mutual information (MI) for 3D flash memory with multiple layers is derived and used as a metric to design the quantization. Specifically, we propose a dynamic programming algorithm to jointly optimize read-voltage thresholds for all layers by maximizing the MI (MMI). To further reduce the complexity, we develop an MI derivative (MID)-based method to obtain read-voltage thresholds for hard-decision decoding (HDD) of error correction codes (ECCs). Simulation results show that the performance with jointly optimized read-voltage thresholds can closely approach that with read-voltage thresholds optimized for each layer, with much less read latency. Moreover, the MID-based MMI quantizer almost achieves the optimal performance for HDD of ECCs.
引用
收藏
页数:17
相关论文
共 50 条
  • [1] Modeling of effective mobility in 3D NAND flash memory with polycrystalline silicon channel
    Kim, Juhyun
    Shin, Hyungcheol
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2025, 24 (02)
  • [2] Modeling of Threshold Voltage Distribution in 3D NAND Flash Memory
    Liu, Weihua
    Wu, Fei
    Zhou, Jian
    Zhang, Meng
    Yang, Chengmo
    Lu, Zhonghai
    Wang, Yu
    Xie, Changsheng
    PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 1729 - 1732
  • [3] Predictive Modeling of Channel Potential in 3-D NAND Flash Memory
    Kim, Yoon
    Kang, Myounggon
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (11) : 3901 - 3904
  • [4] Modeling and Optimization of Array Leakage in 3D NAND Flash Memory
    Song, Yu-jie
    Xia, Zhi-liang
    Hua, Wen-yu
    Liu, Fan-dong
    Huo, Zong-liang
    PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS, TECHNOLOGIES AND APPLICATIONS (ICTA 2018), 2018, : 120 - 121
  • [5] Mechanical stress in a tapered channel hole of 3D NAND flash memory
    Yoon, DongGwan
    Sim, JaeMin
    Song, YunHeub
    MICROELECTRONICS RELIABILITY, 2023, 143
  • [6] Vertical 3D NAND Flash Memory Technology
    Nitayama, Akihiro
    Aochi, Hideaki
    ULSI PROCESS INTEGRATION 7, 2011, 41 (07): : 15 - 25
  • [7] Error Generation for 3D NAND Flash Memory
    Liu, Weihua
    Wu, Fei
    Meng, Songmiao
    Chen, Xiang
    Xie, Changsheng
    PROCEEDINGS OF THE 2022 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2022), 2022, : 56 - 59
  • [8] Analysis of Cell Current with Abnormal Channel Profile in 3D NAND Flash Memory
    Lee, Jaewoo
    Kim, Yungjun
    Shin, Yoocheol
    Park, Seongjo
    Kang, Daewoong
    Kang, Myounggon
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2024, 24 (02) : 138 - 143
  • [9] Investigation of Poly Silicon Channel Variation in Vertical 3D NAND Flash Memory
    Lee, Inyoung
    Kim, Dae Hwan
    Kang, Daewoong
    Cho, Il Hwan
    IEEE ACCESS, 2022, 10 : 108067 - 108074
  • [10] Vertical-Channel STacked ARray (VCSTAR) for 3D NAND flash memory
    Park, Se Hwan
    Kim, Yoon
    Kim, Wandong
    Seo, Joo Yun
    Park, Byung-Gook
    SOLID-STATE ELECTRONICS, 2012, 78 : 34 - 38