Thermal Performance Analysis of Carbon Materials Based TSV in Three Dimensional Integrated Circuits

被引:6
|
作者
Xu, Peng [1 ]
Huang, Huan [1 ]
Zhang, Bing-Qi [1 ]
Tang, Zheng-Hua [2 ]
机构
[1] Guangdong Polytech Normal Univ, Sch Elect & Informat, Guangzhou 510665, Peoples R China
[2] Xiangnan Univ, Sch Elect Informat & Elect Engn, Chenzhou 422300, Peoples R China
关键词
3-D ICs; TSV; thermal performances; CONDUCTIVITY;
D O I
10.1109/ACCESS.2023.3297222
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper applies the carbon materials (i.e., SWCNT, MWCNT, and GNR) as new prospective filler materials of through silicon vias (TSV) for replacing the conventional copper (Cu) to improve the thermal performance of three-dimensional integrated circuits (3)-D ICs). The thermal performance of 3-D ICs with integrated TSVs is investigated and the corresponding numerical calculation model is established in this work. Moreover, the thermal performance of 3-D ICs with integrated carbon materials based TSV is investigated by applying our proposed numerical calculation model. The calculation results illustrate that the 3D-ICs with integrated SWCNT based TSV have a greater thermal performance, as compared with the 3-D ICs integrated other materials (i.e., MWCNT, GNR, and Cu) based TSV. Furthermore, it is also manifested that the temperature of die layer in 3-D ICs can be reduced by increasing the thermal conductivity of package and heat sink, by increasing the radius of TSV and decreasing the spacing between TSV. In addition, it is found that the results of our proposed numerical calculation model are fairly consistent with COMSOL simulation and the maximum relative error for them is not exceeding 2%. The proposed new filler materials in this work has many potential applications in improving the heat dissipation performance of 3-D ICs, meanwhile the presented numerical calculation model can provide guidelines for thermal design of 3-D ICs.
引用
收藏
页码:75285 / 75294
页数:10
相关论文
共 50 条
  • [41] Isolation in three-dimensional integrated circuits
    Margomenos, A
    Herrick, KJ
    Herman, MI
    Valas, S
    Katehi, LPB
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2003, 51 (01) : 25 - 32
  • [42] Electromigration in three-dimensional integrated circuits
    Shen, Zesheng
    Jing, Siyi
    Heng, Yiyuan
    Yao, Yifan
    Tu, K. N.
    Liu, Yingxia
    APPLIED PHYSICS REVIEWS, 2023, 10 (02)
  • [43] AN ANALYTICAL THERMAL MODEL FOR THREE-DIMENSIONAL INTEGRATED CIRCUITS WITH INTEGRATED MICRO-CHANNEL COOLING
    Wang, Kang-Jia
    Sun, Hong-Chang
    Pan, Zhong-Liang
    THERMAL SCIENCE, 2017, 21 (04): : 1601 - 1606
  • [44] Thermal Side-channel Leakage Protection in Monolithic Three Dimensional Integrated Circuits
    Dofe, Jaya
    2022 IEEE 35TH INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (IEEE SOCC 2022), 2022, : 9 - 10
  • [45] Temperature gradient-aware thermal simulator for three-dimensional integrated circuits
    Lu, Liang-Ying
    Chiou, Lih-Yih
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2017, 11 (05): : 190 - 196
  • [46] Experimental and Numerical Investigation of Interdie Thermal Resistance in Three-Dimensional Integrated Circuits
    Choobineh, Leila
    Jones, Jared
    Jain, Ankur
    JOURNAL OF ELECTRONIC PACKAGING, 2017, 139 (02)
  • [47] Investigation into the Thermal Effects of Thinning Stacked Dies in Three-Dimensional Integrated Circuits
    Melamed, Samson
    Watanabe, Naoya
    Nemoto, Shunsuke
    Kikuchi, Katsuya
    Aoyagi, Masahiro
    2015 21ST INTERNATIONAL WORKSHOP ON THERMAL INVESTIGATIONS OF ICS AND SYSTEMS (THERMINIC), 2015,
  • [48] Thermal and mechanical reliability of thermal through-silicon vias in three-dimensional integrated circuits
    Qu, Chenlei
    Dai, Ruoyu
    Zheng, Jieqing
    Hu, Yusheng
    Zhang, Jinhao
    MICROELECTRONICS RELIABILITY, 2023, 143
  • [49] Towards the Integration of Carbon Nanotubes as Vias in Monolithic Three-Dimensional Integrated Circuits
    Vollebregt, Sten
    Chiaramonti, Ann N.
    van der Cingel, Johan
    Beenakker, Kees
    Ishihara, Ryoichi
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2013, 52 (04)
  • [50] Speeding up carbon nanotube integrated circuits through three-dimensional architecture
    Yunong Xie
    Zhiyong Zhang
    Donglai Zhong
    Lianmao Peng
    Nano Research, 2019, 12 : 1810 - 1816