Thermal Performance Analysis of Carbon Materials Based TSV in Three Dimensional Integrated Circuits

被引:6
|
作者
Xu, Peng [1 ]
Huang, Huan [1 ]
Zhang, Bing-Qi [1 ]
Tang, Zheng-Hua [2 ]
机构
[1] Guangdong Polytech Normal Univ, Sch Elect & Informat, Guangzhou 510665, Peoples R China
[2] Xiangnan Univ, Sch Elect Informat & Elect Engn, Chenzhou 422300, Peoples R China
关键词
3-D ICs; TSV; thermal performances; CONDUCTIVITY;
D O I
10.1109/ACCESS.2023.3297222
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper applies the carbon materials (i.e., SWCNT, MWCNT, and GNR) as new prospective filler materials of through silicon vias (TSV) for replacing the conventional copper (Cu) to improve the thermal performance of three-dimensional integrated circuits (3)-D ICs). The thermal performance of 3-D ICs with integrated TSVs is investigated and the corresponding numerical calculation model is established in this work. Moreover, the thermal performance of 3-D ICs with integrated carbon materials based TSV is investigated by applying our proposed numerical calculation model. The calculation results illustrate that the 3D-ICs with integrated SWCNT based TSV have a greater thermal performance, as compared with the 3-D ICs integrated other materials (i.e., MWCNT, GNR, and Cu) based TSV. Furthermore, it is also manifested that the temperature of die layer in 3-D ICs can be reduced by increasing the thermal conductivity of package and heat sink, by increasing the radius of TSV and decreasing the spacing between TSV. In addition, it is found that the results of our proposed numerical calculation model are fairly consistent with COMSOL simulation and the maximum relative error for them is not exceeding 2%. The proposed new filler materials in this work has many potential applications in improving the heat dissipation performance of 3-D ICs, meanwhile the presented numerical calculation model can provide guidelines for thermal design of 3-D ICs.
引用
收藏
页码:75285 / 75294
页数:10
相关论文
共 50 条
  • [31] Thermal TSV Optimization and Hierarchical Floorplanning for 3-D Integrated Circuits
    Ren, Zongqing
    Alqahtani, Ayed
    Bagherzadeh, Nader
    Lee, Jaeho
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2020, 10 (04): : 599 - 610
  • [32] Transistors based on two-dimensional materials for future integrated circuits
    Das, Saptarshi
    Sebastian, Amritanand
    Pop, Eric
    McClellan, Connor J.
    Franklin, Aaron D.
    Grasser, Tibor
    Knobloch, Theresia
    Illarionov, Yury
    Penumatcha, Ashish V.
    Appenzeller, Joerg
    Chen, Zhihong
    Zhu, Wenjuan
    Asselberghs, Inge
    Li, Lain-Jong
    Avci, Uygar E.
    Bhat, Navakanta
    Anthopoulos, Thomas D.
    Singh, Rajendra
    NATURE ELECTRONICS, 2021, 4 (11) : 786 - 799
  • [33] New coaxial through silicon via (TSV) applied for three dimensional integrated circuits (3D ICs)
    Yang, Yintang
    Zheng, Junping
    Dong, Gang
    Zhao, Yingbo
    Mei, Zheng
    Zhu, Weijun
    IEICE ELECTRONICS EXPRESS, 2016, 13 (08):
  • [34] Transistors based on two-dimensional materials for future integrated circuits
    Saptarshi Das
    Amritanand Sebastian
    Eric Pop
    Connor J. McClellan
    Aaron D. Franklin
    Tibor Grasser
    Theresia Knobloch
    Yury Illarionov
    Ashish V. Penumatcha
    Joerg Appenzeller
    Zhihong Chen
    Wenjuan Zhu
    Inge Asselberghs
    Lain-Jong Li
    Uygar E. Avci
    Navakanta Bhat
    Thomas D. Anthopoulos
    Rajendra Singh
    Nature Electronics, 2021, 4 : 786 - 799
  • [35] InP-based three-dimensional photonic integrated circuits
    Tsou, D
    Zaytsev, S
    Pauchard, A
    Hummel, S
    Lo, YH
    ADVANCES IN MICROELECTRONIC DEVICE TECHNOLOGY, 2001, 4600 : 10 - 13
  • [36] Three-dimensional integrated circuits: Performance, design methodology, and CAD tools
    Das, S
    Chandrakasan, A
    Reif, R
    ISVLSI 2003: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: NEW TRENDS AND TECHNOLOGIES FOR VLSI SYSTEMS DESIGN, 2003, : 13 - 18
  • [37] System-level performance evaluation of three-dimensional integrated circuits
    Rahman, A
    Reif, R
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (06) : 671 - 678
  • [38] Isolation in three-dimensional integrated circuits
    Margomenos, A
    Valas, S
    Herman, MI
    Katehi, LPB
    2000 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 2000, : 1875 - 1878
  • [39] Three dimensional CMOS devices and integrated circuits
    Ieong, M
    Guarini, KW
    Chan, V
    Bernstein, K
    Joshi, R
    Kedzierski, J
    Haensch, W
    PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 207 - 213
  • [40] Three-dimensional Integrated Circuits Design
    Xie, Yuan
    Marchal, Pol
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2011, 5 (03): : 159 - 159