Operation Scheme Optimization for Charge Trap Transistors (CTTs) Based on Fully Depleted Silicon-on-Insulator (FDSOI) Platform

被引：1

作者：

Wang, Wannian ^{[1
]}

Chen, Bing ^{[1
]}

Zhao, Jiayi ^{[1
]}

Loubriat, Sebastien ^{[2
]}

Besnard, Guillaume ^{[3
]}

Maleville, Christophe ^{[3
]}

Weber, Olivier ^{[4
]}

Cheng, Ran ^{[1
]}

机构：

[1] Zhejiang Univ, Sch Micro Nano Elect, Hangzhou, Peoples R China

[2] MINATEC, CEA LETI, 17 rue Martyrs, F-38054 Grenoble 9, France

[3] SOITEC, Parc Technolog Fontaines, F-38190 Bernin, France

[4] STMicroelectronics, 850 Rue Jean Monnet, F-38926 Crolles, France

来源：

2023 7TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM | 2023年

基金：

中国国家自然科学基金;

关键词：

charge trapping transistors; embedded non-volatile memory; operation scheme; reliability; and hot carrier injection;

D O I：

10.1109/EDTM55494.2023.10103101

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Recently, the charge trap transistors (CTTs) based on CMOS logic devices have been actively explored. The charges in the CTT gate stack could be injected by the hot carrier (HC) effect and removed by changing the polarity of the gate electric field, which can be used as the "program" and "erase" operations for memory applications. In this work, the performance of the FDSOI CTT under various program voltages has been investigated. It is found that when the devices are under moderate horizontal acceleration (the bias voltage V-D = 1/2VG), the CTT shows better performance uniformity and reliability. In addition, the related working mechanism and an optimized operation scheme have also been proposed.

引用

页数：3

共 50 条

[31] Advanced TEM Characterization for the Development of 28-14nm nodes based on fully-depleted Silicon-on-Insulator Technology
Servanton, G.
Clement, L.
Lepinay, K.
Lorut, F.
Pantel, R.
Pofelski, A.
Bicais, N.
18TH MICROSCOPY OF SEMICONDUCTING MATERIALS CONFERENCE (MSM XVIII), 2013, 471
[32] Modelling the temperature dependence of 28nm Fully Depleted Silicon-On Insulator (FDSOI) Static Characteristics based on Parallel Computing Approach
Abdalla, Abdelgader M.
Elfergani, I. T. E.
Rodriguez, Jonathan
2016 IEEE NANOTECHNOLOGY MATERIALS AND DEVICES CONFERENCE (NMDC), 2016,
[33] Origin of the front-back-gate coupling in partially depleted and fully depleted silicon-on-insulator metal-oxide-semiconductor field-effect transistors with accumulated back gate
Lukyanchikova, N
Garbar, N
Smolanka, A
Lokshin, M
Simoen, E
Claeys, C
JOURNAL OF APPLIED PHYSICS, 2005, 98 (11)
[34] Gain optimization in ion sensitive field-effect transistor based sensor with fully depleted silicon on insulator
Shalev, Gil
Doron, Amihood
Virobnik, Udi
Cohen, Ariel
Sanhedrai, Yosi
Levy, Ilan
APPLIED PHYSICS LETTERS, 2008, 93 (08)
[35] Electrical characterization of Random Telegraph Noise in Fully-Depleted Silicon-On-Insulator MOSFETs under extended temperature range and back-bias operation
Marquez, Carlos
Rodriguez, Noel
Gamiz, Francisco
Ruiz, Rafael
Ohata, Akiko
SOLID-STATE ELECTRONICS, 2016, 117 : 60 - 65
[36] An Aging Degradation Suppression Scheme at Constant Performance by Controlling Supply Voltage and Body Bias in a 65 nm Fully-Depleted Silicon-On-Insulator Process
Kobayashi, Kazutoshi
Suda, Ikuo
Kishida, Ryo
2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2022,
[37] An Aging Degradation Suppression Scheme at Constant Performance by Controlling Supply Voltage and Body Bias in a 65 nm Fully-Depleted Silicon-On-Insulator Process
Suda, Ikuo
Kishida, Ryo
Kobayashi, Kazutoshi
2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2022,
[38] Short-channel characteristics of variable-body-factor fully-depleted silicon-on-insulator metal-oxide-semiconductor-field-effect-transistors
Ohtou, T., 1600, Japan Society of Applied Physics (44):
[39] Short-channel characteristics of variable-body-factor fully-depleted silicon-on-insulator metal-oxide-semiconductor-field-effect-transistors
Ohtou, T
Nagumo, T
Hiramoto, T
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2005, 44 (6A): : 3885 - 3888
[40] Determination of flat-band voltages for fully depleted silicon-on-insulator (SOI) metal-oxide-semiconductor field-effect transistors (MOSFET's)
Lyu, Jong-Son
Nam, Kee-Soo
Lee, Choochon
Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 1992, 31 (9 A): : 2678 - 2681

← 1 2 3 4 5 →