Low leakage 3×VDD-tolerant ESD detection circuit without deep N-well in a standard 90-nm low-voltage CMOS process

被引：0
|
作者：
YANG ZhaoNian [1 ]
LIU HongXia [1 ]
WANG ShuLong [1 ]
机构：
[1] Key Laboratory of Wide Bandgap Semiconductor Materials and Devices of Ministry of Educ13ation,School of Microelectronics,Xidian University
来源：
Science China(Technological Sciences) | 2013年 / 08期
基金：
中国国家自然科学基金;
关键词：
detection circuit; electrostatic discharge(ESD); leakage current; over-stress voltage; stacked-transistors;
D O I：
暂无
中图分类号：
TN386.1 [金属-氧化物-半导体（MOS）器件];
学科分类号：
0805 ; 080501 ; 080502 ; 080903 ;
摘要：
A new low leakage 3×VDD-tolerant electrostatic discharge(ESD)detection circuit using only low-voltage device without deep N-well is proposed in a standard 90-nm 1.2-V CMOS process.Stacked-transistors technique is adopted to sustain high-voltage stress and reduce leakage current.No NMOSFET operates in high voltage range and it is unnecessary to use any deep N-well.The proposed detection circuit can generate a 38 mA current to turn on the substrate triggered silicon-controlled rectifier(STSCR)under the ESD stress.Under normal operating conditions,all the devices are free from over-stress voltage threat.The leakage current is 88 nA under 3×VDD bias at 25°C.The simulation result shows the circuit can be successfully used for 3×VDD-tolerant I/O buffer.
引用
收藏
页码：2046 / 2051
页数：6
相关论文
共 21 条
  • [1] Low leakage 3×VDD-tolerant ESD detection circuit without deep N-well in a standard 90-nm low-voltage CMOS process
    YANG ZhaoNian
    LIU HongXia
    WANG ShuLong
    Science China(Technological Sciences), 2013, 56 (08) : 2046 - 2051
  • [2] Low leakage 3×VDD-tolerant ESD detection circuit without deep N-well in a standard 90-nm low-voltage CMOS process
    ZhaoNian Yang
    HongXia Liu
    ShuLong Wang
    Science China Technological Sciences, 2013, 56 : 2046 - 2051
  • [3] Low leakage 3xVDD-tolerant ESD detection circuit without deep N-well in a standard 90-nm low-voltage CMOS process
    Yang ZhaoNian
    Liu HongXia
    Wang ShuLong
    SCIENCE CHINA-TECHNOLOGICAL SCIENCES, 2013, 56 (08) : 2046 - 2051
  • [4] Statically triggered 3 x VDD-Tolerant ESD detection circuit in a 90-nm low-voltage CMOS process
    Yang, Zhaonian
    Yang, Yuan
    Yu, Ningmei
    Liou, Juin J.
    MICROELECTRONICS JOURNAL, 2018, 78 : 88 - 93
  • [5] 3×VDD-tolerant ESD detection circuit in a 90 nm CMOS process
    Yang, Zhaonian
    Liu, Hongxia
    Zhu, Jia
    Xi'an Dianzi Keji Daxue Xuebao/Journal of Xidian University, 2015, 42 (01): : 56 - 61
  • [6] 2xVDD-Tolerant ESD Detection Circuit in a 90-nm Low-Voltage CMOS Process
    Yang, Zhaonian
    Zhang, Yue
    Yu, Ningmei
    Liou, Juin J.
    2018 7TH IEEE INTERNATIONAL SYMPOSIUM ON NEXT-GENERATION ELECTRONICS (ISNE), 2018, : 48 - 51
  • [7] A low leakage power-rail ESD detection circuit with a modified RC network for a 90-nm CMOS process
    Yang Zhaonian
    Liu Hongxia
    Wang Shulong
    JOURNAL OF SEMICONDUCTORS, 2013, 34 (04)
  • [8] A low leakage power-rail ESD detection circuit with a modified RC network for a 90-nm CMOS process
    杨兆年
    刘红侠
    王树龙
    Journal of Semiconductors, 2013, 34 (04) : 116 - 120
  • [9] A Low Voltage and Process Variation Tolerant SRAM Cell in 90-nm CMOS
    Yeknami, Ali Fazli
    Hansson, Martin
    Mesgarzadeh, Behzad
    Alvandpour, Atila
    2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT), 2010, : 78 - 81
  • [10] New Low-Leakage Power-Rail ESD Clamp Circuit in a 65-nm Low-Voltage CMOS Process
    Ker, Ming-Dou
    Chiu, Po-Yen
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2011, 11 (03) : 474 - 483
123