A low-power CMOS frequency synthesizer for GPS receivers

被引：4

作者：

于云丰 ^{[1
]}

乐建连 ^{[2
]}

肖时茂 ^{[1
]}

庄海孝 ^{[1
]}

马成炎 ^{[1
,2
]}

叶甜春 ^{[1
]}

机构：

[1] Institute of Microelectronics Chinese Academy of Sciences

[2] Hangzhou Zhongke Microelectronics Co.Ltd.

来源：

半导体学报 | 2010年 / 06期

基金：

国家高技术研究发展计划(863计划);

关键词：

frequency synthesizer; GPS; CMOS; PLL; source-coupled logic; prescaler;

D O I：

暂无

中图分类号：

TN74 [频率合成技术、频率合成器]; TN967.1 [卫星导航系统];

学科分类号：

摘要：

A low-power frequency synthesizer for GPS/Galileo L1/E1 band receivers implemented in a 0.18μm CMOS process is introduced.By adding clock-controlled transistors at latch outputs to reduce the time constant at sensing time,the working frequency of the high-speed source-coupled logic prescaler supplying quadrature local oscillator signals has been increased,compared with traditional prescalers.Measurement results show that this synthesizer achieves an in-band phase noise of-87 dBc/Hz at 15 kHz offset,with spurs less than-65 dBc.The whole synthesizer consumes 6 mA in the case of a 1.8 V supply,and its core area is 0.6 mm;.

引用

页码：139 / 143

页数：5

共 50 条

[21] LOW-POWER CMOS/BICMOS DRIVERS AND RECEIVERS FOR ON-CHIP INTERCONNECTS
BELLAOUAR, A
ABUKHATER, IS
ELMASRY, MI
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (06) : 696 - 700
[22] A Low-voltage low-power programmable 5GHz frequency synthesizer in standard 0.18 μm CMOS process
Yeh, ML
Liou, WR
Chen, TH
Lin, YC
INTERNATIONAL JOURNAL OF ELECTRONICS, 2006, 93 (02) : 97 - 113
[23] HIGHLY LINEAR AND LOW-POWER CMOS LOW-NOISE AMPLIFIER FOR UWB RECEIVERS
Liu, Jian
Wang, Chunhua
ELECTRONICS WORLD, 2014, 120 (1933): : 16 - 23
[24] Low-power direct digital frequency synthesizer architecture for wireless communications
Bellaouar, A.
Obrecht, M.
Fahim, A.
Elmasry, M.I.
Proceedings of the Custom Integrated Circuits Conference, 1999, : 593 - 596
[25] A low-power direct digital frequency synthesizer architecture for wireless communications
Bellaouar, A
Obrecht, M
Fahim, A
Elmasry, MI
PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1999, : 593 - 596
[26] A High Speed Low-Power Accumulator for Direct Digital Frequency Synthesizer
Kim, Yong Sin
Kang, Sung-Mo
2006 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-5, 2006, : 502 - 505
[27] Design of a High-Frequency Very Low-Power Direct Digital Frequency Synthesizer
Hasannezhad, Mojtaba
Jannesari, Abumoslem
Lotfizad, Mojtaba
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2016, 25 (08)
[28] Design of a CMOS Low-Power Limiting Amplifier with RSSI Integrated Circuit for Low-Frequency Wake-up Receivers
Chokchalermwat, Pattrakom
Supmonchai, Boonchuay
2018 6TH INTERNATIONAL ELECTRICAL ENGINEERING CONGRESS (IEECON), 2018,
[29] Susceptibility of 2.4GHz Low-Power Receivers to Low Frequency EMI
Aimonetto, Marco Brignone
Fiori, Franco
2018 JOINT IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY AND 2018 IEEE ASIA-PACIFIC SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC/APEMC), 2018, : 782 - 787
[30] A Low-Noise and Low-Power Frequency Synthesizer Using Offset Phase-Locked Loop in 0.13-μm CMOS
Park, PyoungWon
Park, Dongmin
Cho, SeongHwan
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2010, 20 (01) : 52 - 54

← 1 2 3 4 5 →