A low-power direct digital frequency synthesizer architecture for wireless communications

被引：6
|
作者：
Bellaouar, A [1 ]
Obrecht, M [1 ]
Fahim, A [1 ]
Elmasry, MI [1 ]
机构：
[1] Univ Waterloo, VLSI Res Grp, Waterloo, ON N2L 3G1, Canada
来源：
PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 1999年
关键词：
D O I：
10.1109/CICC.1999.777351
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A novel low-power direct digital frequency synthesizer (DDFS) architecture is presented. The sine and cosine functions are generated by linearly interpolating between the sample points, reducing the size of the ROM look-up table to 416 bits for 9-bit output resolution. The DDFS is implemented in 0.8 mu m CMOS technology and features 60dBc spectral purity, 48 Hz frequency resolution, with only 9.5mW (@30MHz, 3.3V) power dissipation.
引用
收藏
页码：593 / 596
页数：4
相关论文
共 50 条
  • [1] Low-power direct digital frequency synthesizer architecture for wireless communications
    Bellaouar, A.
    Obrecht, M.
    Fahim, A.
    Elmasry, M.I.
    Proceedings of the Custom Integrated Circuits Conference, 1999, : 593 - 596
  • [2] A low-power, memoryless direct digital frequency synthesizer architecture
    Palomäki, KI
    Nittylahti, J
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 77 - 80
  • [3] Low-power direct digital frequency synthesizer
    Curticapean, F
    Niittylahti, J
    PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 822 - 825
  • [4] Low-power direct digital frequency synthesis for wireless communications
    Bellaouar, A
    O'brecht, MS
    Fahim, AM
    Elmasry, MI
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (03) : 385 - 390
  • [5] A High Speed Low-Power Accumulator for Direct Digital Frequency Synthesizer
    Kim, Yong Sin
    Kang, Sung-Mo
    2006 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-5, 2006, : 502 - 505
  • [6] Design of a High-Frequency Very Low-Power Direct Digital Frequency Synthesizer
    Hasannezhad, Mojtaba
    Jannesari, Abumoslem
    Lotfizad, Mojtaba
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2016, 25 (08)
  • [7] A low-power High-SFDR CMOS direct digital frequency synthesizer
    Wang, JS
    Lin, SJ
    Yeh, CW
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1670 - 1673
  • [8] A low power memoryless ROM design architecture for a direct digital frequency synthesizer
    Alkurwy, Salah
    Ali, Sawal
    Islam, Shabiul
    Idros, Faizul
    TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2017, 25 (05) : 4023 - 4032
  • [9] A low-power segmented nonlinear DAC-based direct digital frequency synthesizer
    Jiang, JD
    Lee, EKF
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (10) : 1326 - 1330
  • [10] A 5GHz, 1.5 Volt and very low-power CMOS frequency synthesizer for wireless communications
    Mirzaei, A
    2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, CONFERENCE PROCEEDINGS, 2002, : 536 - 539
12345