Performance-driven Routing Tree Construction with Buffer Insertion and Wire Sizing

被引：0
|
作者：
祁昶
王高峰
机构：
[1] Institute of Microelectronics and Information Technology Wuhan University
[2] Wuhan 430072 China Wuhan 430072 China
[3] Institute of Microelectronics and Information Technology Wuhan University
来源：
Journal of Shanghai Jiaotong University | 2008年 / 01期
基金：
中国国家自然科学基金;
关键词：
performance-driven; multi-terminals net; rectilinear Steiner tree; buffer insertion; wiresizing optimization; RLC delay model;
D O I：
暂无
中图分类号：
TN405 [制造工艺];
学科分类号：
摘要：
A new approach was proposed to construct a performance-driven rectilinear Steiner tree with simultaneous buffer insertion and wiresizing optimization (PDRST/BW) under a higher order resistance-inductance-capacitance (RLC) delay model. This approach is based on the concept of sharing-buffer insertion and dynamic programming approach combined with a bottom-up rectilinear Steiner tree construction. The performances include the timing delay and the quality of signal waveform. The experimental results show that our proposed approach is scalable and obtains better performance than SP-tree and graph-RTBW approaches for the test signal nets.
引用
收藏
页码：46 / 51
页数：6
相关论文
共 50 条
  • [21] Iterative convergence of optimal wire sizing and available buffer insertion for zero-skew clock tree optimization
    Yan, JT
    Wu, CW
    Lin, KP
    Lee, YC
    Wang, TY
    PROCEEDINGS OF THE 2004 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1 AND 2: SOC DESIGN FOR UBIQUITOUS INFORMATION TECHNOLOGY, 2004, : 529 - 532
  • [22] A performance-driven I/O pin routing algorithm
    Wang, DS
    Zhang, P
    Cheng, CK
    Sen, A
    PROCEEDINGS OF ASP-DAC '99: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1999, 1999, : 129 - 132
  • [23] Performance-driven simultaneous placement and routing for FPGA's
    Nag, SK
    Rutenbar, RA
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (06) : 499 - 518
  • [24] Performance driven bus buffer insertion
    Tsai, CC
    Kao, DY
    Cheng, CK
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (04) : 429 - 437
  • [25] Timing Driven Routing Tree Construction
    Tu, Peishan
    Chow, Wing-Kai
    Young, Evangeline F. Y.
    2017 ACM/IEEE INTERNATIONAL WORKSHOP ON SYSTEM LEVEL INTERCONNECT PREDICTION (SLIP), 2017,
  • [26] Parallel genetic algorithm for performance-driven VLSI routing
    Lienig, Jens
    IEEE Transactions on Evolutionary Computation, 1997, 1 (01): : 29 - 39
  • [27] Simultaneous buffer and wire sizing for performance and power optimization
    Cong, J
    Koh, CK
    Leung, KS
    1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 271 - 276
  • [28] Hybrid Routing Tree with Buffer Insertion under Obstacle Constraints
    Uttraphan, C.
    Shaikh-Husin, N.
    2013 IEEE STUDENT CONFERENCE ON RESEARCH AND DEVELOPMENT (SCORED 2013), 2013, : 411 - 416
  • [29] A fast crosstalk- and performance-driven multilevel routing system
    Ho, TY
    Chang, YW
    Chen, SJ
    Lee, DT
    ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 382 - 387
  • [30] Routing tree construction under fixed buffer locations
    Cong, J
    Yuan, X
    37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 379 - 384
12345