Optimization of read operation for low power consumption in 3D NAND flash memory

被引:0
|
作者
Park, Jesun [1 ]
Kim, Seongwoo [1 ]
Cho, Taeyoung [3 ]
Kang, Myounggon [1 ,2 ]
机构
[1] Univ Seoul, Dept Intelligent Semicond Engn, Seoul 02504, South Korea
[2] Univ Seoul, Sch Adv Fus Studies, Seoul 02504, South Korea
[3] Korea Natl Univ Transportat, Dept Elect Engn, Room 326,Smart ICT Bldg,50 Daehak Ro, Chungju Si 27469, Chungbuk, South Korea
关键词
3D NAND flash memory; Channel potential; Read disturbance; Hot carrier injection (HCI); Channel boosting; SUPPRESSION;
D O I
10.1016/j.mee.2025.112324
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This study proposes a low power read operation to minimize the hot carrier injection (HCI) phenomenon that occurs during read operations in 3D NAND Flash Memory. Owing to the characteristics of the 3D NAND Flash Memory structure, the channels of unselected strings can easily remain in a floating state. This leads to HCI during read operations, resulting in read disturbances. To improve the read disturb characteristics, triangular pulse voltages (VTP) with adjusted slopes and delayed application times were applied to the string selected line (SSL) and the ground selected line (GSL) during read operations. Using the proposed read scheme, it was confirmed that HCI was decreased compared to the conventional method, and it was possible to operate at low power.
引用
收藏
页数:5
相关论文
共 50 条
  • [31] Cell Operation Technologies to Overcome Scale-down Issues in 3D NAND Flash Memory
    Kim, Wandong
    Byeon, DaeSeok
    Joe, Sung-Min
    Lee, Jinyub
    Song, Jai Hyuk
    2022 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC), 2022,
  • [32] DNN-based error level prediction for reducing read latency in 3D NAND flash memory
    He, Jing
    Yu, Xiaolei
    Li, Qianhui
    Zhang, Bo
    Wang, Xianliang
    Zhao, Qianqi
    Qiang, Xuhong
    Wang, Qi
    Huo, Zongliang
    Ye, Tianchun
    MICROELECTRONICS RELIABILITY, 2023, 147
  • [33] Improving Read Performance Via Selective Vpass Reduction on High Density 3D NAND Flash Memory
    Li, Qiao
    Shi, Liang
    Di, Yejia
    Du, Yajuan
    Xue, Chun Jason
    Yang, Chengmo
    Zhuge, Qingfeng
    Sha, Edwin H. M.
    2017 IEEE 6TH NON-VOLATILE MEMORY SYSTEMS AND APPLICATIONS SYMPOSIUM (NVMSA 2017), 2017,
  • [34] Modeling and Optimization of Advanced 3D NAND Memory
    Saremi, Mehdi
    Pal, Ashish
    Jiang, Liu
    Bazizi, El Mehdi
    Lee, Helen
    Lin, Xi-Wei
    Alexander, Blessy
    Ayyagari-Sangamalli, Buvna
    2020 DEVICE RESEARCH CONFERENCE (DRC), 2020,
  • [35] Characteristics of Junctionless Charge Trap Flash Memory for 3D Stacked NAND Flash
    Oh, Jinho
    Na, Heedo
    Park, Sunghoon
    Sohn, Hyunchul
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2013, 13 (09) : 6413 - 6415
  • [36] Modeling of Threshold Voltage Distribution in 3D NAND Flash Memory
    Liu, Weihua
    Wu, Fei
    Zhou, Jian
    Zhang, Meng
    Yang, Chengmo
    Lu, Zhonghai
    Wang, Yu
    Xie, Changsheng
    PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 1729 - 1732
  • [37] Channel Modeling and Quantization Design for 3D NAND Flash Memory
    Wang, Cheng
    Mei, Zhen
    Li, Jun
    Shu, Feng
    He, Xuan
    Kong, Lingjun
    ENTROPY, 2023, 25 (07)
  • [38] Material engineering to enhance reliability in 3D NAND flash memory
    Kim, Ki Han
    Kim, Namju
    Kim, Yeong Kwon
    Kim, Hee Seung
    Oh, Han Byeol
    Kim, Chae Eun
    Shin, Hyeun Woo
    Kim, Myeong Gi
    Choi, Won Jun
    Jang, Byung Chul
    DEVICE, 2025, 3 (02):
  • [39] A Flash Memory Controller for 15μs Ultra-Low-Latency SSD Using High-Speed 3D NAND Flash with 3μs Read Time
    Cheong, Wooseong
    Yoon, Chanho
    Woo, Seonghoon
    Han, Kyuwook
    Kim, Daehyun
    Lee, Chulseung
    Choi, Youra
    Kim, Shine
    Kang, Dongku
    Yu, Geunyeong
    Kim, Jaehong
    Park, Jaechun
    Song, Ki-Whan
    Park, Ki-Tae
    Cho, Sangyeun
    Oh, Hwaseok
    Lee, Daniel D. G.
    Choi, Jin-Hyeok
    Jeong, Jaeheon
    2018 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - (ISSCC), 2018, : 338 - +
  • [40] Analysis of Residual Stresses Induced in the Confined 3D NAND Flash Memory Structure for Process Optimization
    Jang, Eun-Kyeong
    Kim, Ik-Jyae
    Lee, Cheon An
    Yoon, Chiweon
    Lee, Jang-Sik
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2022, 10 : 104 - 108