3DNN-Xplorer: A Machine Learning Framework for Design Space Exploration of Heterogeneous 3-D DNN Accelerators

被引:0
|
作者
Murali, Gauthaman [1 ]
Park, Min Gyu [1 ]
Lim, Sung Kyu [1 ]
机构
[1] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA
关键词
System-on-chip; Physical design; Random access memory; Training; Systolic arrays; Runtime; Measurement; Memory management; Machine learning; Energy efficiency; AI accelerator; design automation; heterogeneous 3D design; machine learning (ML); physical design;
D O I
10.1109/TVLSI.2024.3471496
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This article presents 3DNN-Xplorer, the first machine learning (ML)-based framework for predicting the performance of heterogeneous 3-D deep neural network (DNN) accelerators. Our ML framework facilitates the design space exploration (DSE) of heterogeneous 3-D accelerators with a two-tier compute-on-memory (CoM) configuration, considering 3-D physical design factors. Our design space encompasses four distinct heterogeneous 3-D integration styles, combining 28-and 16-nm technology nodes for both compute and memory tiers. Using extrapolation techniques with ML models trained on 10-to-256 processing element (PE) accelerator configurations, we estimate the performance of systems featuring 75-16 384 PEs, achieving a maximum absolute error of 13.9% (the number of PEs is not continuous and varies based on the accelerator architecture). To ensure balanced tier areas in the design, our framework assumes the same number of PEs or on-chip memory capacity across the four integration styles, accounting for area imbalance resulting from different technology nodes. Our analysis reveals that the heterogeneous 3-D style with 28-nm compute and 16-nm memory is energy-efficient and offers notable energy savings of up to 50% and an 8.8% reduction in runtime compared to other 3-D integration styles with the same number of PEs. Similarly, the heterogeneous 3-D style with 16-nm compute and 28-nm memory is area-efficient and shows up to 8.3% runtime reduction compared to other 3-D styles with the same on-chip memory capacity.
引用
收藏
页码:358 / 370
页数:13
相关论文
共 50 条
  • [41] Education of machine design using 3-D CAD/CAE
    Nakao, Yoichi
    Hamaguchi, Kazuhiro
    Tsunehiro, Rikunosuke
    Itaya, Shinichiro
    Nihon Kikai Gakkai Ronbunshu, C Hen/Transactions of the Japan Society of Mechanical Engineers, Part C, 2007, 73 (01): : 24 - 29
  • [42] Design Space Exploration for Power Delivery Network in Next Generation 3D Heterogeneous Integration Architectures
    Manley, Madison
    Kaul, Ankit
    Bakir, Muhannad S.
    PROCEEDINGS OF THE IEEE 74TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC 2024, 2024, : 2223 - 2228
  • [43] The Influence of Design Strategy of Peer Learning on 3-D Software Learning
    Tu, Jui-Che
    Chiang, Yu-Hsien
    EURASIA JOURNAL OF MATHEMATICS SCIENCE AND TECHNOLOGY EDUCATION, 2016, 12 (05) : 1263 - 1271
  • [44] Inter-Tier Process-Variation-Aware Monolithic 3-D NoC Design Space Exploration
    Musavvir, Shouvik
    Chatterjee, Anwesha
    Kim, Ryan Gary
    Kim, Dae Hyun
    Pande, Partha Pratim
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (03) : 686 - 699
  • [45] Heterogeneous 3-D circuits: Integrating free-space optics with CMOS
    Savidis, Ioannis
    Ciftcioglu, Berkehan
    Xu, Jie
    Hu, Jianyun
    Jain, Manish
    Berman, Rebecca
    Xue, Jing
    Liu, Peng
    Moore, Duncan
    Wicks, Gary
    Huang, Michael
    Wu, Hui
    Friedman, Eby G.
    MICROELECTRONICS JOURNAL, 2016, 50 : 66 - 75
  • [46] Machine Learning in 3D Space Gesture Recognition
    Naosekpam, Veronica
    Sharma, Rupam Kumar
    JURNAL KEJURUTERAAN, 2019, 31 (02): : 243 - 248
  • [47] A Design-Space Exploration Framework for Application-Specific Machine Learning Targeting Reconfigurable Computing
    Mahmood, Safdar
    Huebner, Michael
    Reichenbach, Marc
    APPLIED RECONFIGURABLE COMPUTING. ARCHITECTURES, TOOLS, AND APPLICATIONS, ARC 2023, 2023, 14251 : 371 - 374
  • [48] An exploration of 3d printing design space inspired by masonry
    Carneau, Paul
    Mesnil, Romain
    Roussel, Nicolas
    Baverel, Olivier
    IASS 60TH ANNIVERSARY SYMPOSIUM (IASS SYMPOSIUM 2019) - 9TH INTERNATIONAL CONFERENCE ON TEXTILE COMPOSITES AND INFLATABLE STRUCTURES (STRUCTURAL MEMBRANES 2019), 2019, : 1247 - 1255
  • [49] Application of Machine Learning for Optimization of 3-D Integrated Circuits and Systems
    Park, Sung Joo
    Bae, Bumhee
    Kim, Joungho
    Swaminathan, Madhavan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (06) : 1856 - 1865
  • [50] 3-D Gradient Coil Design-Initial Theoretical Framework
    While, Peter T.
    Forbes, Larry K.
    Crozier, Stuart
    IEEE TRANSACTIONS ON BIOMEDICAL ENGINEERING, 2009, 56 (04) : 1169 - 1183