3DNN-Xplorer: A Machine Learning Framework for Design Space Exploration of Heterogeneous 3-D DNN Accelerators

被引:0
|
作者
Murali, Gauthaman [1 ]
Park, Min Gyu [1 ]
Lim, Sung Kyu [1 ]
机构
[1] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA
关键词
System-on-chip; Physical design; Random access memory; Training; Systolic arrays; Runtime; Measurement; Memory management; Machine learning; Energy efficiency; AI accelerator; design automation; heterogeneous 3D design; machine learning (ML); physical design;
D O I
10.1109/TVLSI.2024.3471496
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This article presents 3DNN-Xplorer, the first machine learning (ML)-based framework for predicting the performance of heterogeneous 3-D deep neural network (DNN) accelerators. Our ML framework facilitates the design space exploration (DSE) of heterogeneous 3-D accelerators with a two-tier compute-on-memory (CoM) configuration, considering 3-D physical design factors. Our design space encompasses four distinct heterogeneous 3-D integration styles, combining 28-and 16-nm technology nodes for both compute and memory tiers. Using extrapolation techniques with ML models trained on 10-to-256 processing element (PE) accelerator configurations, we estimate the performance of systems featuring 75-16 384 PEs, achieving a maximum absolute error of 13.9% (the number of PEs is not continuous and varies based on the accelerator architecture). To ensure balanced tier areas in the design, our framework assumes the same number of PEs or on-chip memory capacity across the four integration styles, accounting for area imbalance resulting from different technology nodes. Our analysis reveals that the heterogeneous 3-D style with 28-nm compute and 16-nm memory is energy-efficient and offers notable energy savings of up to 50% and an 8.8% reduction in runtime compared to other 3-D integration styles with the same number of PEs. Similarly, the heterogeneous 3-D style with 16-nm compute and 28-nm memory is area-efficient and shows up to 8.3% runtime reduction compared to other 3-D styles with the same on-chip memory capacity.
引用
收藏
页码:358 / 370
页数:13
相关论文
共 50 条
  • [31] An evaluation of 3-D scene exploration using a multiperspective image framework
    Paul Rosen
    Voicu Popescu
    The Visual Computer, 2011, 27 : 623 - 632
  • [32] Design Space and Memory Technology Co-exploration for In-Memory Computing Based Machine Learning Accelerators
    He, Kang
    Chakraborty, Indranil
    Wang, Cheng
    Roy, Kaushik
    2022 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2022,
  • [33] A Probabilistic Fusion Framework for 3-D Reconstruction Using Heterogeneous Sensors
    Aliakbarpour, Hadi
    Ferreira, Joao F.
    Prasath, V. B. Surya
    Palaniappan, Kannappan
    Seetharaman, Guna
    Dias, Jorge
    IEEE SENSORS JOURNAL, 2017, 17 (09) : 2640 - 2641
  • [34] A Novel Framework for Exploring 3-D FPGAs with Heterogeneous Interconnect Fabric
    Siozios, Kostas
    Pavlidis, Vasilis F.
    Soudris, Dimitrios
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2012, 5 (01) : 1 - 23
  • [35] Common framework design for development of 3D learning materials in virtual space
    Sasaki, H
    Iwasaki, S
    Takeya, M
    INTERNATIONAL CONFERENCE ON COMPUTERS IN EDUCATION, VOLS I AND II, PROCEEDINGS, 2002, : 1128 - 1131
  • [36] Design Space Exploration for 3D Integrated Circuits
    Xie, Yuan
    Ma, Yuchun
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 2309 - +
  • [37] Design Space Exploration for 3D-stacked DRAMs
    Weis, Christian
    Wehn, Norbert
    Igor, Loi
    Benini, Luca
    2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 389 - 394
  • [38] Learning-Based Design Space Exploration of Emerging 3D NoC Architectures
    Kim, Ryan Gary
    2019 TENTH INTERNATIONAL GREEN AND SUSTAINABLE COMPUTING CONFERENCE (IGSC), 2019,
  • [39] A Machine Learning Framework for Multi-Objective Design Space Exploration and Optimization of Manycore Systems
    Joardar, Biresh Kumar
    Deshwal, Aryan
    Doppa, Janardhan Rao
    Pande, Partha Pratim
    2019 ACM/IEEE 1ST WORKSHOP ON MACHINE LEARNING FOR CAD (MLCAD), 2019,
  • [40] Machine Learning Integrated Pseudo-3-D Flow for Monolithic 3-D ICs
    Pentapati, Sai
    Ku, Bon Woong
    Lim, Sungkyu
    IEEE JOURNAL ON EXPLORATORY SOLID-STATE COMPUTATIONAL DEVICES AND CIRCUITS, 2021, 7 (01): : 35 - 42