3DNN-Xplorer: A Machine Learning Framework for Design Space Exploration of Heterogeneous 3-D DNN Accelerators

被引:0
|
作者
Murali, Gauthaman [1 ]
Park, Min Gyu [1 ]
Lim, Sung Kyu [1 ]
机构
[1] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA
关键词
System-on-chip; Physical design; Random access memory; Training; Systolic arrays; Runtime; Measurement; Memory management; Machine learning; Energy efficiency; AI accelerator; design automation; heterogeneous 3D design; machine learning (ML); physical design;
D O I
10.1109/TVLSI.2024.3471496
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This article presents 3DNN-Xplorer, the first machine learning (ML)-based framework for predicting the performance of heterogeneous 3-D deep neural network (DNN) accelerators. Our ML framework facilitates the design space exploration (DSE) of heterogeneous 3-D accelerators with a two-tier compute-on-memory (CoM) configuration, considering 3-D physical design factors. Our design space encompasses four distinct heterogeneous 3-D integration styles, combining 28-and 16-nm technology nodes for both compute and memory tiers. Using extrapolation techniques with ML models trained on 10-to-256 processing element (PE) accelerator configurations, we estimate the performance of systems featuring 75-16 384 PEs, achieving a maximum absolute error of 13.9% (the number of PEs is not continuous and varies based on the accelerator architecture). To ensure balanced tier areas in the design, our framework assumes the same number of PEs or on-chip memory capacity across the four integration styles, accounting for area imbalance resulting from different technology nodes. Our analysis reveals that the heterogeneous 3-D style with 28-nm compute and 16-nm memory is energy-efficient and offers notable energy savings of up to 50% and an 8.8% reduction in runtime compared to other 3-D integration styles with the same number of PEs. Similarly, the heterogeneous 3-D style with 16-nm compute and 28-nm memory is area-efficient and shows up to 8.3% runtime reduction compared to other 3-D styles with the same on-chip memory capacity.
引用
收藏
页码:358 / 370
页数:13
相关论文
共 50 条
  • [1] 3DNN-Xplorer: A Machine Learning Framework for Design Space Exploration of Heterogeneous 3D DNN Accelerators
    Murali, Gauthaman
    Iyer, Aditya
    Ravichandran, Navneeth
    Lim, Sung Kyu
    2023 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2023,
  • [2] NicePIM: Design Space Exploration for Processing-In-Memory DNN Accelerators With 3-D Stacked-DRAM
    Wang, Junpeng
    Ge, Mengke
    Ding, Bo
    Xu, Qi
    Chen, Song
    Kang, Yi
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 43 (05) : 1456 - 1469
  • [3] SecureLoop: Design Space Exploration of Secure DNN Accelerators
    Lee, Kyungmi
    Yan, Mengjia
    Emer, Joel S.
    Chandrakasan, Anantha P.
    56TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, MICRO 2023, 2023, : 194 - 208
  • [4] Design Space Exploration of FPGA-Based System With Multiple DNN Accelerators
    Kedia, Rajesh
    Goel, Shikha
    Balakrishnan, M.
    Paul, Kolin
    Sen, Rijurekha
    IEEE EMBEDDED SYSTEMS LETTERS, 2021, 13 (03) : 114 - 117
  • [5] Multiobjective End-to-End Design Space Exploration of Parameterized DNN Accelerators
    Russo, Enrico
    Palesi, Maurizio
    Patti, Davide
    Monteleone, Salvatore
    Ascia, Giuseppe
    Catania, Vincenzo
    IEEE INTERNET OF THINGS JOURNAL, 2023, 10 (02) : 1800 - 1812
  • [6] HuNT: Exploiting Heterogeneous PIM Devices to Design a 3-D Manycore Architecture for DNN Training
    Ogbogu, Chukwufumnanya
    Narang, Gaurav
    Joardar, Biresh Kumar
    Doppa, Janardhan Rao
    Chakrabarty, Krishnendu
    Pande, Partha Pratim
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 43 (11) : 3300 - 3311
  • [7] ZigZag: Enlarging Joint Architecture-Mapping Design Space Exploration for DNN Accelerators
    Mei, Linyan
    Houshmand, Pouya
    Jain, Vikram
    Giraldo, Sebastian
    Verhelst, Marian
    IEEE TRANSACTIONS ON COMPUTERS, 2021, 70 (08) : 1160 - 1174
  • [8] TREAD-M3D: Temperature-Aware DNN Accelerators for Monolithic 3-D Mobile Systems
    Shukla, Prachi
    Pavlidis, Vasilis F.
    Salman, Emre
    Coskun, Ayse K.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (12) : 4350 - 4363
  • [9] Design Space Exploration of Accelerators and End-to-End DNN Evaluation with TFLITE-SOC
    Agostini, Nicolas Bohm
    Dong, Shi
    Karimi, Elmira
    Lapuerta, Marti Torrents
    Cano, Jose
    Abellan, Jose L.
    Kaeli, David
    2020 IEEE 32ND INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD 2020), 2020, : 10 - 19
  • [10] Thermal-Aware Design Space Exploration of 3-D Systolic ML Accelerators
    Mathur, Rahul
    Kumar, Ajay Krishna Ananda
    John, Lizy
    Kulkarni, Jaydeep P.
    IEEE JOURNAL ON EXPLORATORY SOLID-STATE COMPUTATIONAL DEVICES AND CIRCUITS, 2021, 7 (01): : 70 - 78