LLP-ECCA: A Low-Latency and Programmable Framework for Elliptic Curve Cryptography Accelerators

被引:0
|
作者
Huang, Yicheng [1 ]
Wang, Xueyan [1 ]
Dai, Tianao [1 ]
Yang, Jianlei [2 ]
Lu, Zhaojun [3 ]
Jia, Xiaotao [1 ]
Qu, Gang [4 ]
Zhao, Weisheng [1 ]
机构
[1] Beihang Univ, Sch Integrated Circuit Sci & Engn, Beijing 100191, Peoples R China
[2] Beihang Univ, Sch Comp Sci & Engn, Beijing 100191, Peoples R China
[3] Huazhong Univ Sci & Technol, Sch Cyber Sci & Engn, Wuhan, Peoples R China
[4] Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20742 USA
来源
8TH INTERNATIONAL TEST CONFERENCE IN ASIA, ITC-ASIA 2024 | 2024年
关键词
Elliptic Curve Cryptography (ECC); Hardware Acceleration; Programmable; V2X; SECURITY;
D O I
10.1109/ITC-Asia62534.2024.10661323
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Elliptic curve cryptography (ECC) plays a pivotal role in safeguarding data integrity and authentication in contemporary communication contexts, particularly within the domain of Intelligent Transport Systems (ITS). In the realm of ITS, vehicles communicate via the V2X (vehicle-to-everything) protocol, necessitating low-latency responses and minimal power consumption. Given the evolving nature of V2X protocol standards across the globe, programmability becomes a rigid requirement. However, existing strategies cannot meet all these vehicular equipment demands. This paper introduces a novel framework tailored for ECC acceleration to address the issues. Specifically, we propose the design of an Application Specific Instruction Set Processor (ASIP), augmented by pipeline and dual-issue techniques. Furthermore, the envisioned ASIP integrates a hybrid control framework founded on Finite State Machines (FSM), facilitating agile and effective management. Notably, a general GF((p256)) Barrett modular multiplier is specially devised to optimize latency and area utilization. Experimental results on Xilinx Kintex Ultrscale+ FPGA demonstrate that the proposed ECC accelerator generates a signature within 131us and verifies a message within 181us, and the performance meets the requirements of today's V2X standard.
引用
收藏
页数:6
相关论文
共 50 条
  • [31] A Distributed and Scalable Framework for Low-Latency Continuous Trajectory Stream Processing
    Shaikh, Salman Ahmed
    Kitagawa, Hiroyuki
    Matono, Akiyoshi
    Kim, Kyoung-Sook
    IEEE ACCESS, 2024, 12 : 159426 - 159444
  • [32] FlexApp: Flexible and Low-Latency xApp Framework for RAN Intelligent Controller
    Chen, Chieh-Chun
    Irazabal, Mikel
    Chang, Chia-Yu
    Mohammadi, Alireza
    Nikaein, Navid
    ICC 2023-IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, 2023, : 5450 - 5456
  • [33] A Unified Framework for Low-Latency Speaker Extraction in Cocktail Party Environments
    Hao, Yunzhe
    Xu, Jiaming
    Shi, Jing
    Zhang, Peng
    Qin, Lei
    Xu, Bo
    INTERSPEECH 2020, 2020, : 1431 - 1435
  • [34] Energy-Efficient Low-Latency Signed Multiplier for FPGA-Based Hardware Accelerators
    Ullah, Salim
    Nguyen, Tuan Duy Anh
    Kumar, Akash
    IEEE EMBEDDED SYSTEMS LETTERS, 2021, 13 (02) : 41 - 44
  • [35] A Framework with Improved Heuristics to Optimize Low-Latency Implementations of Linear Layers
    Shi, Haotian
    Feng, Xiutao
    Xu, Shengyuan
    IACR TRANSACTIONS ON SYMMETRIC CRYPTOLOGY, 2023, 2023 (04) : 489 - 510
  • [36] RapID: A Framework for Fabricating Low-Latency Interactive Objects with RFID Tags
    Spielberg, Andrew
    Sample, Alanson
    Hudson, Scott E.
    Mankoff, Jennifer
    McCann, James
    34TH ANNUAL CHI CONFERENCE ON HUMAN FACTORS IN COMPUTING SYSTEMS, CHI 2016, 2016, : 5897 - 5908
  • [37] FEECA: Design Space Exploration for Low-Latency and Energy-Efficient Capsule Network Accelerators
    Marchisio, Alberto
    Mrazek, Vojtech
    Hanif, Muhammad Abdullah
    Shafique, Muhammad
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2021, 29 (04) : 716 - 729
  • [38] ENIGMA: Low-Latency and Privacy-Preserving Edge Inference on Heterogeneous Neural Network Accelerators
    Li, Qiushi
    Ren, Ju
    Pan, Xinglin
    Zhou, Yuezhi
    Zhang, Yaoxue
    2022 IEEE 42ND INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING SYSTEMS (ICDCS 2022), 2022, : 458 - 469
  • [39] Area-Optimized Low-Latency Approximate Multipliers for FPGA-based Hardware Accelerators
    Ullah, Salim
    Rehman, Semeen
    Prabakaran, Bharath Srinivas
    Kriebel, Florian
    Hanif, Muhammad Abdullah
    Shafique, Muhammad
    Kumar, Akash
    2018 55TH ACM/ESDA/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2018,
  • [40] A Framework for Securing Data by using Elliptic Curve Cryptography and Reed Solomon Coding Schemes
    Amankona, Vincent
    Twum, Frimpong
    Ben Hayfron-Acquah, James
    INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER AND ENERGY TECHNOLOGIES (ICECET 2021), 2021, : 1441 - 1446