A Full-System Approach to Multi-Valued Logic Design

被引:0
|
作者
Gutermann, Annina [1 ]
Becker, Juergen [1 ]
机构
[1] Karlsruhe Inst Technol KIT, Inst Informat Proc Technol ITIV, Karlsruhe, Germany
关键词
D O I
10.1109/ASAP61560.2024.00052
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In the evolving Beyond-Moore era, multi-valued logic (MVL) has the potential to extend existing binary systems and optimize circuit performance. The utilization of more than two logic levels enhances information density, resulting in reduced chip area and improved system performance. Emerging technologies might enable to combine MVL with in-memory computing (IMC) which then could serve as an in-memory multi-valued accelerator for data-intensive workloads. Previous approaches to MVL have been limited to isolated considerations of individual problems, often specific to ternary or quaternary implementations, and have not contextualized MVL approaches within the broader system. The integration of MVL within binary systems and the exploration of suitable electronic design automation (EDA) tools have not been adequately explored. Bridging the gap between stand-alone MVL approaches and integration into larger binary systems, we aim to achieve a "Full-System-View" for multi-valued logic incorporating a versatile range of logic values.
引用
收藏
页码:226 / 227
页数:2
相关论文
共 50 条
  • [41] Multi-valued logic design methodology with double negative differential resistance transistors
    Ji, Yuchao
    Chang, Sheng
    Wang, Hao
    Huang, Qijun
    He, Jin
    Yi, Fan
    MICRO & NANO LETTERS, 2017, 12 (10): : 738 - 743
  • [42] A novel current-mode design scheme for multi-valued logic gates
    Temel, T
    Morgul, A
    2002 23RD INTERNATIONAL CONFERENCE ON MICROELECTRONICS, VOLS 1 AND 2, PROCEEDINGS, 2002, : 609 - 612
  • [43] An Alternative Approach to the Revision of Ordinal Conditional Functions in the Context of Multi-Valued Logic
    Haeming, Klaus
    Peters, Gabriele
    ARTIFICIAL NEURAL NETWORKS-ICANN 2010, PT II, 2010, 6353 : 200 - 203
  • [44] SOLUTION AND APPLICATIONS OF SIMULTANEOUS-EQUATIONS IN A MULTI-VALUED LOGIC ALGEBRA SYSTEM
    TAPIA, MA
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1989, 67 (05) : 717 - 725
  • [45] Multi-valued logic system: new opportunities from emerging materials and devices
    Yoo, Hocheon
    Kim, Chang-Hyun
    JOURNAL OF MATERIALS CHEMISTRY C, 2021, 9 (12) : 4092 - 4104
  • [46] A CMOS current-mode full-adder cell for multi-valued logic VLSI
    Barton, RJ
    Walker, TO
    Fouts, DJ
    40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 463 - 467
  • [47] Implementation of Multi-Valued Logic Gates Using Full Current-Mode CMOS Circuits
    Turgay Temel
    Avni Morgul
    Analog Integrated Circuits and Signal Processing, 2004, 39 : 191 - 204
  • [48] Implementation of multi-valued logic gates using full current-mode CMOS circuits
    Temel, T
    Morgul, A
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2004, 39 (02) : 191 - 204
  • [49] A New Logic Optimization Algorithm of Multi-valued Logic Function Based on Two-valued Logic
    Qiu, Jianlin
    Li, Fen
    Gu, Xiang
    Chen, Li
    Chen, Yanyun
    FRONTIERS OF MANUFACTURING AND DESIGN SCIENCE II, PTS 1-6, 2012, 121-126 : 4330 - +
  • [50] A Mature Methodology for Implementing Multi-Valued Logic in Silicon
    Nodine, Mark H.
    Files, Craig M.
    38TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2008), 2008, : 2 - 7