A Full-System Approach to Multi-Valued Logic Design

被引:0
|
作者
Gutermann, Annina [1 ]
Becker, Juergen [1 ]
机构
[1] Karlsruhe Inst Technol KIT, Inst Informat Proc Technol ITIV, Karlsruhe, Germany
关键词
D O I
10.1109/ASAP61560.2024.00052
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In the evolving Beyond-Moore era, multi-valued logic (MVL) has the potential to extend existing binary systems and optimize circuit performance. The utilization of more than two logic levels enhances information density, resulting in reduced chip area and improved system performance. Emerging technologies might enable to combine MVL with in-memory computing (IMC) which then could serve as an in-memory multi-valued accelerator for data-intensive workloads. Previous approaches to MVL have been limited to isolated considerations of individual problems, often specific to ternary or quaternary implementations, and have not contextualized MVL approaches within the broader system. The integration of MVL within binary systems and the exploration of suitable electronic design automation (EDA) tools have not been adequately explored. Bridging the gap between stand-alone MVL approaches and integration into larger binary systems, we aim to achieve a "Full-System-View" for multi-valued logic incorporating a versatile range of logic values.
引用
收藏
页码:226 / 227
页数:2
相关论文
共 50 条
  • [31] On the use of VHDL as a multi-valued logic simulator
    Rozon, C
    1996 26TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 1996, : 110 - 115
  • [32] ENGINEERING ASPECTS OF MULTI-VALUED LOGIC SYSTEMS
    VRANESIC, ZG
    SMITH, KC
    COMPUTER, 1974, 7 (09) : 34 - 41
  • [33] A minimum adequate set of multi-valued logic
    Cheng, Daizhan
    Feng, Jun-e
    Zhao, Jianli
    Fu, Shihua
    CONTROL THEORY AND TECHNOLOGY, 2021, 19 (04) : 425 - 429
  • [34] Approximative conjunctions processing by multi-valued logic
    Akdag, H
    Mokhtari, M
    1996 26TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 1996, : 130 - 135
  • [35] Basic circuits for multi-valued sequential logic
    Fatma Sarica
    Avni Morgül
    Analog Integrated Circuits and Signal Processing, 2013, 74 : 91 - 96
  • [36] MULTI-VALUED LOOPS, GEOMETRIES, AND ALGEBRAIC LOGIC
    COMER, SD
    NOTICES OF THE AMERICAN MATHEMATICAL SOCIETY, 1975, 22 (06): : A675 - A676
  • [37] Basic circuits for multi-valued sequential logic
    Sarica, Fatma
    Morgul, Avni
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 74 (01) : 91 - 96
  • [38] An Synthesized methods for Multi-Valued Logic Function
    Qiu Jianlin
    Li Fen
    Ji Dan
    Chen Jianping
    He Peng
    PROGRESS IN MEASUREMENT AND TESTING, PTS 1 AND 2, 2010, 108-111 : 250 - 255
  • [39] Simulation for multi-valued system
    Deng, Hui
    Li, Zhi
    2018 CHINESE AUTOMATION CONGRESS (CAC), 2018, : 538 - 543
  • [40] Ultra low power design of multi-valued logic circuit for binary interfaces
    Jhamb, Mansi
    Mohan, Ratnesh
    JOURNAL OF KING SAUD UNIVERSITY-COMPUTER AND INFORMATION SCIENCES, 2022, 34 (08) : 5578 - 5586